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ABSTRACT
VLSI CIRCUIT PARTITIONING FOR SIMULATION AND
PLACEMENT
Rad wan Tali 1) () u I)
M. S. ill Coinpnter Eiigiiieeriiig and Information Science 
Supervi.sor: Assoc. Prof. Cevdet Aykanat 
Jannary 1993
SinuilaUoii time oi Very l>a.rge Scale Integrated ( VLSI ) circuits may be im­
proved sub.stantially upon the i)artitioning of the circuit into several smaller 
sul.)-circuits. Node Si)litting ( NS ) is the underlying basis for partitioning of 
large integrated circuits into several, niorii managealde, and sometimes similar 
sub-circuits to enhance computer simulation elliciency. In this thesis, a parti­
tioning scheme l.)ased on the NS is us(m1 to inutition VLSI circuits elliciently. 
ddie |)ro])os(al algorithms will l)e used as a. preprocessing step to increase the 
elliciency of a VLSI analog circuit siimdator designed by the EE Department 
at Bilkent University. With small modilications, the same algorithms are used 
to form clusters of transistors based on their interconnections. The clustered 
circuit will l)e then partitioned using wcT known heuristics such as Simulated 
Annealing and Kernigha.n-Lin to be used in VLSI placement. The results 
with this nuithod ha.V(' been superior to those with tlu; conventional implemen­
tations. We ha.ve ol)serv<'d a. factor (d 3-'l speed-ui) in C'BU time, together 
with 5-10 % improvement in the cut size. Ex|)erimental results show that the
IV
])ro])0.sed algorillirns (;a.ii Ix' (‘iliciciilly used in VLSI circuiL i)artitiojiing ior 
sinndation a.iid |)la.ccm(.'iit.
Keywords: VLSI Circuit Simulation, Id i^ceineiit, Node Splitting, Partition­
ing, Simidated Annealing, Kerniglian-Liu.
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(jok (.¡(Mii.ş Ölçekli 'rüınleijik ( (J(!ÖT ) (.levrclcriıı heıızctinı süresi de­
vreyi diilıa. küçük birçok a.l(,-dev reye |)a.rça.l ayarak oldıdcça. a.za.llıla.bilir. Bil- 
g'isaya.!’ benzetiminin etkiidiğini aı ttmnak için gf-iıi.·; ölçekli devrelerin daha uy­
gun ve bazen de tu'iızer l)irçok alt-de\ rey<' parçalanmasının temelinde Düğüm 
Bölme ( Node Splitting ) yatmaktadır. Bu tezde, ÇCîÖT devrelerini etkin 
l)ir iiekilde lıölmek için Düğüm Bölme’yi' dayalı l)ir yöntem kullanılmaktadır. 
Önerilen algoritmaJar, Bilkent IJııivi'isitesi Idektrik ve İdektrunik Bölümü’nde 
tasarlanan ÇCîÖT analog di'vre lıenzi'tim sisteminin etkinliğini geliştirmek 
üzere bir ön-i,şlem adımı olarak kulla.nilaea.kla.rdir. Aynı a.lgoritmalar, küçük 
değişikliklerle, traıısistör bağlaııtılarma göre traıısistör gru|)ları oluşturmak 
üzere de kıılbuıılmaktadır. (¡rııplanan devre daha, sonra d'avlama Benzetimi 
ve Kernighaıı-ldıı gibi bilinen algoritmalar kullanarak parçalanacaktır. Bu 
metodun soııııçları, gi'h'iK'ksel mel.otlaı ınkine göre daha, iyi çıkmıştır. Bağlantı 
sayısındaki ya.kla..şık %20’lik azalma. İhı liirlikte CBU zamanında yaklaşık 4
VI
ka.Uık l)ir lıızlaııma- gözh'iımi.sliı·. D(‘ii(\y.s('l sonuçlar, cincrilon algoriinıaların 
benzetim ve jau'leı t^irme için (JCKVI' devre parçalamada etkin bir şekilde kul- 
la.ndaJ)il(‘r.('ğini gösti'i nu'kti'dir.
Anahtar kelimeler : (JCÎOT Devre Hisızetimi, Yerleştirme, Düğüm Bölme, 
Parçalama, Tavlama Benzetimi, Keı*niglıa.n-Lin.
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1. INTRODUCTION
There are sev('ra.l steps iiivolv('d in tli(‘ (h'sigii of a. Veiy La.i*ge Seale Iiit(?gratecl 
(VLSI) eireuits, wliieli may consist of si‘V('ra.l liiindriMls of tlioiisa.nds oI com- 
])oiients, mainly transistors. The total tinu'spent in the design loop is usually 
referred as the turn-around time. Th(' main objective of the VLSI designer is 
to obtain designs with as low a. tiii n-aronnd time a,s possil.)le. Com])iiter-Aided 
De.sign ((.!AD) tools have' beconu' virtually indis|.)eiisal)le at various steps in 
the design proca'ss to ixudoi in tasks which would, otherwise, take a very large 
time if th(\y were doiu' by human Ix'ings. Thus any serious entry into the VLSI 
design re(|iiires access to suital)l(' (b\l) tools. There is, howeveu*, a bottleneck 
in speeding up the design process, ddiis l.)ottleneck is in the simulation of the 
electrical l.)eha.vior of the ciicuit due to the iinavailalnlity of a simulation tool 
that is capaJjh  ^ of a.ccni'a.t('ly predicting the p(‘rfonnance of an entire VLSI cir­
cuit at a. r('a.sonabl(' cost. Tlie accuracy of the simulator is important, since 
otherwise the integrated circuit which is fabricated and tested might turn out 
to p(U'form rather nnsa.tisfa.ctcny. Imr la.rg(' (drenits (ty|)ica.Ily > lOK transis­
tors), th(' sp('(‘(l of simulation is ('(pially important so that the entire circuit 
can !)(' simnlat(ul in a. I’easona-bly sma.ll amount of computation time. However, 
speed and accuracy of a- simulator ai*e oft(‘u conllicting reciuireinents among 
existing simula-tion tools.
Most of the existing simida.tors for integia.ted circuits can l.)e cla.ssi(ied into 
two distinct ca.t('gori(‘s, na.mely, uiHilofi simu.lators and digital siinulators. Ana­
log siimihitors trc'a.ts the cii'ciiit as a. anitinnous dyna.mical system with elec­
trical signals such as voltages and ciiiiiMits [23, 2, 5, ()]. Such simulators can
CHAPTElí L INTRODUCrriON
l)c uscí.l lo |)r('(l¡cl llic ixM lormaiicí' of ¡iilogia.Uxl circuils vciy a,cciirately, how­
ever, using these siiniilaiors is not eoinputc'x'HecliV(' foi* VLSI circuits, since 
th(\y ta.k(' a. Ia.rg(' amount of (!LU tinu'. Digital simulators, on tiu' other hand, 
view the circuit as a. digital network with signa.Is occui)3^ ing discrete states sucli 
as low (Ü) a.nd high (I) [d, 4]. Such simulators opera.te at suificieiit speeds.
However, th(\se simuhitors do not mod(4 the dynaiiiics of the circuit ])roperl}g 
hence tlie ac(’ura.cy (jI these siimdatois is not suilicient.
An id(^ a.l simulator foi- VI.Sl circuits would he one which ha.s the speed and 
eiiici(‘iicy of digital simulators while |)ioviding th(‘ acciirax'y and detail of an 
a,na.log simula.toi·.
In the KVj de|)a.rtm(’iit at ILIkeiit Uiii\ (^usity, a. lunv analog circuit simulator 
is under dev(4o])ment [17]. This simuhition tool approximates the non-linear 
elements characteristics l.)y pi('cewis('-linea.i' (IMv) functions. This method trans- 
foi*ms the set of non-liiK'ar a.IgcTiaic ei|uations d(‘S('i*il)ing the system into a set 
of lineal* a.Igi'hra.ic e(|ua.tions at ('a.cli time |)oint. 4 1 k'S(' s(4, oI eipia-tions in turn 
are solved l)y using the LIJ factorization methods. As the size of the circuit 
grows, the solution tinu' of this set id’ eipnitions dominates, and the comj)u- 
tation time of the solution of tlu' ])roc(\ss may rea.ch a. j)oint for which the 
simuhitoi* is no longi'i* ('ompute-effi'ctivi'.
Pai titioning the circuit into suh-circuits or Idocks may sid)stantially reduce 
the com|)iita.tion time of tlii' solution of tin· proci'ss vv'hile using less mem­
ory s|)a.c(\ If the sizi'S of tlii' partitioiu'd siilxidrcuits a.re adjusted to a point 
wliere till' simulator works most ('(liciiuitly ( lii'n this would ma.ke the whole tool 
comi)ute-e([ectivig i.i‘., r('asonaI)le spi'i'd and eiliciency while kee|)ing the solu­
tion accuracy. Hut, uid’ortunately, the sizes of the sub-circuits is not the only 
restriction tliaX should l)e takını into account, the way a. circuit is ¡partitioned 
is also very impoi*ta.nt. 14)1* exa.mple, if partitioning is done such that strong 
couplings exists Ipetweeii pai titioned snip-circuits, the computation ¡power ( i.e., 
time and minnory ) coidd Ipe slowed down to tin* extinit that tlie simulation 
¡proci'ss may rixpiire moi’i' (‘om¡)uta.tions and memory than the direct method.
СИЛРГЕИ I. INTIWDUCrriON
I' i^giirc 1.1. Node Teai ing. N1, N2, N2, N1, and N5 ai'c the Icaring nodes.
Nod(i SpliUing ( NS ) is Ui(i nnderlying ba.sis foi- parlitioning of large in­
tegrated eii’cuits into sev(‘ia.l, пияч' ina.nag('aJ.)l(‘, and sometimes similar sub- 
circuits to enhance computei· simulation (‘(liciency. In this work, partitioning 
algorithms based on the NS scheme' will be |)ro|)osed to be used at the outset as 
a pre|)roc(\ssing stej) for the simidation tool l)eing l)uilt in the EE De])artment 
at Bilkent University. ddi(‘ ma.in aim ed’ this work is to increa.se the com])utation 
lH)wer of this simulator l>y decreasing its spe'c'd and memory re(iuirement. Sim­
ilar work has Ixuni doin' Idi' otln'r simnlatois. Inn* ('xa.mplea fixed ])artitioning 
method depending on the ('(|iiivalent conductances a.nd cai)acitances between 
two a.(lja.ceiit nodes is |)ropos(‘d in [tS]. AindJier dynamic |)artitioning method 
is |)ro|)osei.l l)y ().dV'ja.ya.di a.nd N.llajj [1 1]. Otlnu· works is also done (or digit 
simuhitors [7, 9, 10, Hi].
Nod(' t('a.ring ( s|)litting ) Гог cir(‘uit simuhition has l.)een discussed by 
giovanni-Vi'ncentelli ('t.al. [1]. T\\c idea, is to divide a. network into a set of 
subnetworks. The nets, or nodes, that are common l)etween them are the tear­
ing nodes, see I'dgure. 1.1. hkicli subin'twork can then be analyzed separately 
a.nd tin' soIntiiUi is (d)taiii(‘d in t(*rms of l.ln* t(‘a.ring iioch'S.
СНЛРТВП 1, ¡NTllODllCrriON
Tlic ])roi)o.se(.l partilioiiiiig iilgorillim ('X|)loit.s the inherent partitions or sub­
blocks in the circuit. 'Hiis is done l y^ hist si)litting the iii|)ut nodes using a linear 
time s])litting algorithm. Aft(‘r splitting the iıijMit nodes, the inherent l.)locks or 
clusters which is na.tiirall\' round in VI.SI circuit design can l.)e determined, and 
the transistcu's in each sul.)-block arc' common channel-connected. Fortunately, 
and as is expected, the number of such Idocks is large enough to adjust the 
sizes of the hnaJ |)artitions while k('e|)ing the interconnections between those 
|>artitions within r(xisona.l)le limits. An a.lgoiitlim which can determine the 
reedl.)a.ck ])a.tlis between tlu^  split l)locks is usc'd, and all l.)lo('ks that lies on the 
Scime ieedl.)ack path are colla|)S('d togetluu· to form a hirger sul>-block. If the 
sizes of thos(  ^ sul)-blocks is r('asoiiabl(\ an ordering among those l)locks can be 
found, ddie simulation of th(' ('iitiix' circuit follows an event scheduler similar in 
many ways to ga.te-level logic simulators [7], except tha.t now the gates consist 
of cha.nnel-conn('cted tixinsistors. Uidbrtiiiia.tely VLSI cii’cuits contains large 
feedl)a.ck paths and sometim(\s most of tlu' circuit blocks turns out to l)e on the 
sa.me f(‘edl)a.ck pa.th, heiic(  ^ a. spc'cial |)ai titioning pıoci'dui'e slioidd be used. In 
such cases no ordering can l)e found and tlu^  solution of the circuit becomes 
more com|)lex and takes moie time.
Partitioning VLSI circuits is nol. oidy used for si)eeding the simulation phase 
in the dcisign |)rocess. It also a.risc’s in va.i ioiis a.sp(‘cts of VLSI design automa­
tion. I'or exa.m|)le it has direct a.|)prK'a.tions in the |)lac(uneiit of components 
during layout ['Id]. ddi(M(' ai(’ la.rg(' iiiimlH'r of heuristic aJgorithms^ that can 
eilici('iitly pa.rtition tlu' given circuit for plac(unent. Most of the existing al­
gorithms ta.ke the prol)l('iii as a. ршч' graph theoiw pi*ol)lem and model it in 
an al)stract way not taking into account the inherent couidings between the 
elements. On th(' contia.ry, in our woi k, we are ma.king use of the ])artitioning 
algorithms us('d in th(' simiihdnui |)robl('m and with sma.ll modi(ica.tions we are 
doing a. |)i4'|>rocessing stcip to form cliisl.('rs of ('huneiits ( common-channel con­
nected elements ). ddien using a well known heuristics such as Kernighan-Lin 
and Simuhited Annealing, ¿1. partitioning can be done on those clusters. The 
results with this |)ioposed imdJiod are found to be su|)(U*ior to those with the
LSoo Section 'i.1.1 ior the r('vic\v of l.lio.s(' algoritliiiis.
CllAPTm . I. ¡NTIiODUCTlON
con veil tioiial ¡inplcniciiUilion.s.
In chajiter two, l.>a.sic clcnnitions relating network and gra.])h theory are 
reviewed. Node splitting will be also discussed. Chapter .3 i)re.sents the par­
titioning algoiithm and the irhuis used to make it eilicient. In chai>ter 4 we 
|)resent how to use the splitting idgorithm to speed up the partitioning process 
for the idaceinent proldern. Conclusioiis and results are drawn in chapter 5.
2. BASIC CONCEPTS
III tills dia.|)t(M· a liasic VLSI riir.iiil, modi'l that (;a.ii ho iisi'd in pa-rtitioiiiiig 
algorithms is liiosoiitcd. Hrla.tod (hdiiiitioiis and theon'iiis IVoin gra])h theory 
ai(i a.lso prc'scnited.
2.1 VLSI Circuit Components and Models
A VL.SI circuit consists ;i. set of iio(l(.-i N  iiitcrcoiiiHicted by a set of de- 
mentfi, mainly transistors, M . 'J’lic circuit ilcscription can be extracted directly 
from tlie layout using computer |)rogra.ms known as circuit extractors [50]. The 
circuit extractors ns(’d at Bilkent University gives a circuit description output 
in the form of a .SIMC'U (ile format. In this format, the circuit to be analyzed 
is described Iry a set of element cards, which deline tlui circuit topology and 
element valucis, and a set of control cards. kUr example, a MOSFET transistor 
card can lie sjiecilied as shown in k'igure '2.1. The nodes Np, N q , N s , and 
Nf-j chuiote the drain, (¡ate, source, and bulk (snbstrate) nodes, respectively. 
MXXXXXXX is the transistor name, and the MNAME is the model name. 
Here, L and VV demote the' channel h'ligth and width respective!}'. Other el­
ements cartls and parameters are deiscrilxsl in details in the SPICE User’s 
Cuide [2·■.{]. As it will be shown late'r, tlm only important parameters for the 
graph representa.tion of the МОЬк'кС'Г traiisistois are the Afo, Afo, and Ns  
nodes. Othei' parameters are imiwrtaiit for simulation a.nd are not u.sed in our 
models.
In VLSI circuit modeling, tlu'is' are two types of node’s, namely,
(i
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MXXXXXXX Nn Na Ns N h MNAMI% < /. >< I'K X o t l i c r  ])araincters>
Figure 2.1. An exa.mi)le whieli sliows liow lo represent a MOSFET transistor 
ill SP1(.!F rorina.t.
Input  Nodes, vvliieli are modeled as voltage' source's and provide the strongest 
signa.ls to tlie' ne'tvvork IVeim the' oiitsiele'. Fxain|)le's of input neieh's include tlie 
power suppl)  ^ ( Vj)j) ), a.nd the ( ( ! N D ), as we'll as the: iii|)ut e*.lock signals.
N orm al  Nodes or Storage' noele's, whie h are' the reimiining node's in the circuit. 
These a.re the weakest noele's as tlie'v e-.a.nnot force their signals on a stronger 
node l)ut are capalile of storing a. signal elyiia,niie‘a.lly. Tlu'se nodes, in turn, 
can be further sulxlivided into several stre'iigth e-.la.sses ele|)ending upon their 
r('Ja,tive ca.pa('.itane‘.e value's.
A MOSFFd' tra.nsistor is nuM.le'le'd as a. three-termina.l devie-.e with a switch 
between the drain a.ne.l souie-e' te'rininals and the signal at the gate controlling 
the sta.te of the' switch. Only tiansisteirs whose di-ain and source nodes £ire 
dilferent will be' taken into ceinside'ratioii. In some' technologiecs, the drain and 
the source' of a tra.nsiste)r might e-orie'S|)e>nel to the same node' in the layout as 
a means of im|)Ie'me'nting a. e-a.pa.citor. We shall, he)W('ver, assume that circuit 
extra.ction program use'el at Hilke'iil· (Inive'isity identifies this situation correctly 
as a ca.|Ki.citor rather than a. tia.nsistor. ( ¡e'lierally, the extraction program 
dde's two ty|)e's of MOSkdOT transisteirs, na.mely.
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Nod(’:d'y|)e : N {input, normal}
Element Type : M riVansistoi·, ('aj>acitor, Resistor, ...}
CJa.te M N
Source M => N
Drain M N
Terminal 1 '^I =» N
T('rmina.l2 M N
l '^igure 2.2. iMiiiclioiis used in modeliug the VLSI circuit.s.
n-eliu.iiiud, enlia.iiec'nu'iit ty|)(',
|)-dia.iiii('l, ('idia.iiciMiK'iit tv|)('.
A.S will l.)e shown hitei*, th(' typ(i ol the tia.iisistor lia.s no role in tlje repre­
sentation of the transistor in its ina.th('ina.tiea.l model. Lut, it is very imi)ortant 
to know tlie ty|)e of tin' tiansistor in the simulation phase.
Matlieimitically, the VLSI eirciiit (;a.n he specified by giving a
listing of nodes in N  and ('hniients ( mainly transistors ) in M and the functions 
s|)eci(ied as shown in h^ igiii-e 2.2. In todays technology, typica.1 value's o[ M  ¿iiid 
N  are > 20U0(J eh'iiu'iits and > IhOOO node's, respective'ly
As mentioiu'd Ijefore*, the'simulator a.t Hilkent University, a.i)i)roxima.tes the 
non-linear ('lenu'iits cha.ra.ctei-istics lyy piecewis('-linea.r ( PL ) functions. This 
method tia.nsforms the set of a.lge'hra.ic-dillereiitiaJ ('(luations descril.)ing the 
system into a s('t of a.lgi'hra.ic ('(jiiations at each time |)oint. These ecpiations, 
in turn, can !)(' solvi'd using the' LU fa.ctoiiza.(,ion method, ddie size ol the 
s}^stem matrix that ı■('pr('sents the circuit is pro|)ortiona.l to [2M + N)^ hence 
solving the cii’cuit at a time' |)()int, say //, r('(|uir(‘S the solution of a|)|)roximateIy
{2M + /Y) sd. ol liiicai' al,ii;('l)ra.i(;. ('(jiia.laoiis. The syslem malrix is not static 
and it niiglit clia.nge Iroin time to tiiiu' d('|)(iiuling on the state of the non-linear 
elements involvc'd in tlu' eireiiit. So l.h(‘ a.momit of eom|>nta.tion ca.nied out in 
the simulation |.)ha.se is very large', and siM'ciaJ techniques should be used to 
decrease the computation time of this |)has(‘. Simulation time may be reduced 
substantially by pa.rtitioning of a, VLSI circuit into several smaller sul:)-circuits. 
A detailed desci'iptioii ol I.Ik ' meiitioiK'd simida.tor ca,n l,)e found in [17].
2.2 Review of Graph Theory
It is almost imj)ossil)le to pei form o|)('ra.tioiis directly on a VLSI circuits with­
out rei)resenting it in a. suital)le rnode'l ihat can ea.sily ]M*ovide oj)erations such 
as search, iqxlatc', and tra.veise' of the circuit. So, it is much easier to formally 
l)resent our ideas and coiic('pts if the* network is viewed as a (jraph] therefore, 
some l.)asic funda.mentaJs from graph tln'oiy are rc'vicuved in the following sub­
sections.
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2.2.1 Undirected Graphs
An undiircl.cd (jraph (1{V^ E) is diTiusl as a. iion-em|)ty set of vertices V , and 
a set of edg('S E which coiiiu'cts th(^  vc'i tices in V . If c is an edge and // and to 
are vertices such that c = (/^ , e^), then c is said to join // and ce, the vertices 
and LJ are called the ('iids of c and furth('.r, // and to are sa.id to l)e adjacent in
Gk
A path of length K  from a vert('X u to a vertex a' in graph Ci is a sequence 
< 'U(j, r’l , . .  ., c/j > of vertic('s such tluit a = Cu, u' = Vf. and G E.
The length l\ of th(^  path is tlie niimlx'r of edg(\s in the i)atli. VVe say that 
id is reachable from a {u ~ id) via. if there is a |)ath P from u to id. A 
path is simple if all its vc'i tices, excc'pt tln^  origin (co) and the terminus {vf )^ 
are distinct. In a.ii uiidir('cted graph, a. path < Uy, /q,. . . , iq. > forms a cycle if 
)'^ 2^) · · · ? distinct. A sclj-loop is a. cycle ol length 1. The
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verticcis of a. gra.])!) ai'(' said to lx- lonp-fnx ¡1 tlu‘ gra|)h (l(;c.s not contain an}' self­
loops. An undiiected graph is connected if every pair of vertices is connected 
by a path. 'I’he connected coinponcnls of a. grapli are tlie equivalence classes of 
vertices un<ler the “is reachable from” rela.tion.
Tlune are two variants of niKİirected graphs tha.t a.re commonly used in 
the graph theoretical stiuly of VL.Sl circuits. A inultif/rapli is like a loop-free 
undirected gra.ph with imdti|)le etiges betwi'cn vertices. A hyperpraph is like 
an undinx’.ted gra.j)h, but each hyperedye (net) rather tlian connecting two 
vertices, connects an a.i'bili'ary sid)set of vertices (terminal$).
2.2.2 Directed Graphs
A directed yraph D{V, E), oft(;ii abbreviated as a diyraph, is defined as a 
nonem])ty set of ventices V{D),  and a. set of directed arcs E[D)  winch con­
nects the V('i tic(!s in V(l)) .  If n is an arc and n and u> are vertices such that 
a = (n, u.’), then a is sa.id lo join i/ to lv; n is the tail of a, and to is its head and 
tlie arc is iisnaJly relened to as simply (e,ce).
Path, sim|)le |)ath and reachability delinitions given for undirected graphs 
also a.pj)ly to the digraphs. In a, digiaph, a |)a.th < Uo,'iq,. . . ,  > lorms a
cycle if Uo = (q. and tlie pa.th contains at least one (slge. 'I'he cycle is simple if, 
in addition, Vi, V2 ,· ■., c/,. are distinct. A diia'cted graph is stronyly connected if 
every two vertices u and o arc' reachabh' from ea.ch other, i.e, n ~  v and v ~ «. 
The strongly connected comj)onents of a. graph are the eiiuivalenee class(‘s of 
vertices under the “ are mutually reachable” relation.
In a digraph, thci in-deyree and oat-deyree of a. vert<i.x are the number of 
edges entering and hxiving it rc'spe.cl.ively. 'I'he deyree of a veu tex is the sum of 
its in-degree and out-d('gr('<i.
The transpose of a. digra.|)h ¡){V\ E) is (h'lined a.s the gra.|)h D' {V, E ^ ), 
where iC = {(n.,//) : (/',«) € A'). 'That is, iC consists of the edges of D 
with their directions r('vers<Ml. It is inti'resting to ol)serve that I) and have
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exactly the .sa.ine strongly coiiiiectc'd coinpoiieiits: cu a.ii(.l are reachable from 
each other in D if and only iftlu'V are li'achabh' from ('ach otİK'.r in DC
2 .2.3 Graph Representations
Wliihi S('V(nal r(^i‘eseiita.tions for gra.phs ai4‘ possible, we shall study only the 
most commonly ns(M.I: adjacincy ma.ti ic('s, ad¡асчмк'у lists, a.dja.cency miiltilists, 
in-degree and out-degree lists foi- dirc'cti'd gia.phs, a.nd net-lists and connected 
lists for hyp('rgia.|)lis. T\w  clioict' of a particular ¡('presentation de])ends upon 
tlie a.|)plication and tlu' rnnetion io Ix' |)eiTormed on the graph.
A d ja c e n c y  M a t r i x
Let C — (K, E) l)e a. graph with n verticc's, //. > 1. The" adjacency matrix ol C  is 
a 2-dim(’iisiona,l nxii  a.i ra.y, say /1, with the pi4)|)('.rty that /1[/, j] = 1 ii the edge 
(//¿,//y) is in E a.iK.I = 0 if there is no such edge in (1. Adjacenc'y matricc s^
can l.)e a.lso used to iepr('S('.iit dii('ct('d giaplis. IIow(wer, VLSI circuits can 
always l)e re|)resented l)y sparse gra|)hs. The degr('c'S of the vertico\s in a sparse 
gra|)h ai4' much smaller than n. lleiiceg adjacency matrix repre'sentation is not 
used in VLSI circuits ap|)lica.tions since^  it introducers 0{iP)  space coni])lexity.
A d ja c e n c y  Lists
In this repre'senta.tion, n  reAVs of the' adjace'iicy ma.trix are r('|)re s^ented as n  
linked lists, ddiere' is one list for e'acli ve'i tex in (1, The noders in list i represent 
the vertice's that a,re adjacent to N’e'ite'X /. к]а.с1] noe.le lias at least two fields: 
vertex and link. The vertex fields contain the indicers of the vertie.ns adjacent 
to verrte'X hkich list has a. he'adnode. The* he'a.diiO(.l(:'S are seep.iential providing 
ea.sy random a.cce'ss to the adjacency list for any pa.rticula.r vertex.
Adjaceiic.y list reprerse'iitation of digraphs ne'cerssita-ters maintaining two lists, 
Iii-dc(jrcc ane.l ОиЕйсцпс  lisis. Tlie'se* lists are very similar to the adjacency
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lists used ill re|)res('iitiiig iin(lir(M*t(^ d gTa|)lis. However there a.re two lists for
each V('.rt(‘X in the (lire('l,('(l graph /). I'\>r the in-degrec' lists, the nodes in list
i r( p^res('iit th(‘ vertices Wf. G V such that the edg(' (/^/,·,'/’) G I.C For tlic out-
degree lists, the nodes in list i reprc'scnits tlie vertices ///. G V  such that the
edge (/, Uk) G E.
A d ja c e n c y  Mult i l is ts
In tlu^  adjac(‘iicy list r('i)i4'S('iita.tion oi an undirected giaj)h, ivach edge 
is re])res('iited h y  two entries, one on llu' list for /// and the other on the list for 
i / j .  However, in tlu‘ graph theoretical study of VLSI circuits, each edge corre- 
sponds to a, component in th(^  VIjSI circuit, (e.g. transistors, ca.pacitors,... , 
etc.)L HeiK'.e, a.dja.('('iicy list r('pres('ntation iK'cx'ssitates tlie duplication oi the 
circuit informa.tion. luirthermore, graph tln'oretical algorithms develoi)ed in 
this work i*e(p.iires a data, structure which enaldc's easy ma.rking of an edge as 
being processed. This can Ix' a('com|)lished easily if the adjacency lists are 
mutually mainta.ined as multilists. d1ia.t is, ('a.ch (ulge is reiu'esented \)y a sim- 
l)le node wliich is in the a.dja.ceii(\y lists of the two vc'rtices it is incident to. 
Unfortuna,tely, adjacency list structure recpiires the marking of the same edge 
in two lists, h^ igiire 2.2 illiistrat('s tlu' adja(4‘iicy multilists of a. sami)le graph. 
In this scheimg a. one bit li(‘ld, ///, is alha att’d (or ma.rking purposes.
Net-l is ts  and Connected  Lists
It is veiy diflicult, if not impossibh', to r('pi('S(‘iit hy|)ergra.])hs with any of the 
previous graph representations. Л suitable representa.tion lor the hy|)ergraphs 
can l)C achieved l>y using ('ithei· tin' tn l - l i s l  or r o n n e e U d  l i st  r('|)resentations.
In the iK't-lists r('pr('sentations, th(M4' is one list lor ea.ch net or lpy])eredge, 
so a.ll Vi'i tices incident to a. |)a.rticula.r net a.i4‘ found in the list of tha.t net. Ea.ch 
net consists ol a.t least two vertic(*s, and ea.ch V(‘i t('.x is contained in at least one
LSee .Secl.i<^ i 2.2.
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m vertex 1 vert<'x2 pa.tli 1 |)a.tlr2
Sl.nicturc·
1
2
3
•'I
N5
N(3
1 2 N2 N4
1 3 .N3 N4
1 1 N.G
2 3 NG NG
2 1 NG
3 4
edge ( 1 , 2 )  
.‘(Ige ( 1 , 3 )  
edge ( 1 , d ) 
edge ( 2 , 3 )  
(Mige ( 2 , 4 ) 
edge (3 , 4 )
TIu' lists a.re : v('rt(‘,x 1 
vei'tex 2 
v('i'tex 3 
verl(xx 4
N 1 
N 1 
N 2 
N3
-N2
-N4
-N4
-N5
-N3
-N5
-NO
-NG
Adja,C(;'iicy l\'lidl.ilists lor (J1.
[''igiire 2.3. All (‘xa.m|)lo of a. gra|)li and il,.s adjaccnicy iHull,iii.st.s.
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Noil-Recursive  DFS(//)
Ma.rk vc r^tex // as visiLcd 
IMisli // iiilo the st.a.ck 
If  the stack is not empty Then  
P op  a. Vi'.rtex //. Itoi]i I.Ik' stack 
For a. vertex u  adjacent to //. do 
If  a; is not ina.rked Then  
Mark V('rtex to as visited 
Ihish to into the stack 
End If  
End For 
End If
End DFS.
hdgiii'e 2.'1. Non-r('ciirsive Dh'S algorithms.
net. In the graph theoretical aJgoi’il.hms dc'veloped in this work, it is important 
to find aJI nets incidc'iit to a. particular V('rt(‘X. It is ch'ar tha.t it would cost too 
much U) find such a.n iiddi inatioii diri'ctly from tlu' iK'tdists, 1и'пс(^  another list 
for each vc'rtex tha.t lau'ps lu'ts iucid('iit to tha.t Viutex is neiuled. This can be 
achi('.V('d by using tlu' comi(‘ct(‘d lists. ( ¡eiK'i ally, th(‘ hy|)('rgra.ph is stored as 
a net-lists, a.nd the' coniu'cti'd lists ivvr tlu'ii construct('d, if ii('cessa.ry.
2.2.4 Graph Traversals and Connected Components
Chven a. gi*a.ph C{V\ E) and a. vcvlox // G V we ari' interested in visiting all 
vertices in Ct that a.re reachalih' from // (i.e, fdl vertic(\s connected to //). This 
can lie achieved by using ('ith('r drplh Jit'sl search oi breadth Jirsi search.
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Noil-Recursive  BFS(//)
Mark vcrU'x u as visited 
I’ut ly into the ([lUMK!
If  tlie ((ueue is not enipky Then  
get a vertex /i I’roin the (|uene 
For ea.ch V(:M'tex u> a,dja.c(Mit (.o //. do 
If  u; is not markedThen 
Ma.rk v('il.('x to as visited 
Put to into the (jiieiK'
End If  
End For  
End If
End BFS.
I'^gure 2.5. Non-re( nisive llh'S aJgorithms.
D epth  First  Search
Figure 2.4 sliows tlie non-ix'eursive vx'rsion of the depth first search ( DFS  ) 
algorithm. II the gra.ph is re|U(!S(uited hy its a.dja.een<.y nudtilists, the time 
com|)lexity ol tlu; Dh’.S algorithms is 0(c),  where c. is the number of edges in 
C. i.e, c = \B\.
B re a d th  Firs t  Search
Breadth first search ( BI‘'S ) differs from the de|)th first searcli in that all un­
visited vertices adjacent to i/ are visited next, 'riien unvisited vertices adjacent 
to these are visited aiul so on. 4'he comph'xity of th<' /1/uS'algoritlims is the 
sa.ni(i with that of the 0/'’S'algoi ithms. I''igure 2.5 presents the algorithm.
We now look at three sim|)h', l)iit very imirortant, applications of graph
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Tsort (D )
(!a.ll DI '^S U) r.oiii|)nl,(' linishiiiu; liiiK's for (‘ach vortex 
As ('.a.di vertex is (inislied, push it into a. sta,ek 
End Tsort .
h^ igure 2.(). Algoritliin to find tlu' top(dogieal sort of a. dag.
tra.versa.Is:/ topological sort, (/7') (iiidiiig tlu' coiimicted components of a.n nndi- 
recte(.l gia.|)h, and (///) liiiding tli(‘ stroiigfy coiiiK'ctc'd c‘omi)oiients ( SCXJ ) oi 
a. direct('(l graph.
2.2.5 Topological Sort
A iopological sort of a. directed acyclic graph (dag) D{V^ E) is a. linear ordering 
of all its vertices such that if D contains an edge [u,'v) G then u appears 
before V in the ordering, if the digiaph is not acyclic, tlu'ii no linear oi’dering 
is i)0ssil.)l(c A topologica.l sort ol a graph ca.ii l)c viewc'd as an ordering ol its 
vertico'-s a, long a horizontal line such that all directed edges go from left to 
right. The simi)le algoi’ithm given in h^ igiire 2.6 ¡performs the topological sort 
of a dag [49]. dlie//7//*.s7////// tinu‘ of a. v('i t(‘x // is a. laJn'ling given to the vertex 
after it lea.ves the stack ol the Dl 'S  algorithm loi’ever [49]. ddnit is vertex // 
is visited and all of its a.dja.c('iit V('il-ic('s a w  ('ither in thc' stack or ma.rked as 
visitixl. VVIkui the algorithm (iııisİK's a. vt'rh'X e, this v<n*t(\x is pushed into 
a stack. TIk' sta.(4< rc'ta.iiK'd by this a.lgoiithm d('not('s the topological sorted 
ordering.
C onnected  C om p on ents
Idle comiectediiess of an niidir(*cted gi aph can lu' (Xisily determined by making 
a ca.ll to ('ither Dh'S oi· BI '^S and tlic’ii ( lu'c king an nnvisited vertex. To find 
a.ll coniKM.'tc'd components ol the graph, r('|)('a.ted ca.lls to DES{i^) or BFS[u)^
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C O M P  ((7)
Ma.rk all vertices as uiivi.site.il 
W h i l e  there is an unvisitecl vei tex do 
Call BFS(u)
Mark all tlu' V('i‘tices of (*acli roin|)oiiei)t l.)y dilTerent la.l.)eling 
End W h i le
End C O M P .
1‘hgi.ire 2.7. Algoi'itlim to (iiid connected components of a graph.
with // a. V(n*tex not yet visi(.('d, is ii('('d('(l. l·'¡gur(' 2.7 shows the algorithm for 
finding th(' components of a. gi*aph 6'. The algorithm uses /7/cS', however, DFS 
may l.)e used a.s well.
\[ (.1 is i‘e])reseiited l)y its adjacency multilists, then the totid time taken by 
BFS \  ^ 0(c) .  The total time to generate all connec'ted components is 0 { n  + c). 
Where 7?, -  |P| and c = |/';|.
S t ro n g ly  Connected  C om ponents
We now consich'r a. second classic application of graph tra.versa.ls: decomposing 
a directed graph (digraph) into its strongly connected components. This sub­
section shows flow to do this using oiu' call to the D/7V a.lgorithrn followed by 
another call to algorithm [.19].
Recall IVoiii .Section 2.2.2 that strongly connected components (SCC) of a 
graph D{V, I'J) is a ma.\imal set of v(4tic('s I'' C V such that 1/ ~ uj, and re ~  
hohls for (SLch pair of V('itic,(!s и and ce in V \  tha.t is, vertices // and ce are 
reacha.l)le from eacli other. 'The algoril hm shown in Figure 2.(S is one way of 
liiuling the SC(.I of a directed giaph.
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scc(/;)
Call DI^'S to coin|)nl(' iiiiisliing timos (or oacli vortex // 
Construct
Call /y/cV lor each v('rl,ox (in 1)  ^ ) in (l('cr('asing 
oicl(M· of tlu'ir iinisliing timos
Ma.i'k tlio V('rtic('s ofi'acli S(!(! hy dilh'ii'nt la,holing
End s e e .
k^ igiiro 2 .8 . Algorithm S(X' to lind 1,1k' strongly coniKU’.tod comi^ononts ol a
■^1X11)11.
2,2.6 Node Splitting
In this sul.)Soction, wo will inti‘odiiC(‘ tlu^  notion ol sphUiuf] a v(U‘tex in a, graph 
Cf. In the next cha.))tor an oiiicicnil. algoiithii] snitaMo lor splitting grai)hs 
roiM'osonting VIvSl circuits will 1)0 |)roposod.
Consider ¿111 undiroctod gixipli C'(\', A’) ¿ind ¿i. V(‘rtox G C  ol degree dy  ^ = 
h > 1. L('t /// l)e ¿1 l()Op-IV('(' v('i t('X. TIk' gixipli or the gixi|)h ohtciined
hy s|)litting in ( i\ is ¿1. gixi.ph ol)t«iiii(Ml l>y splil.ting th(‘ V('i t('X /// into /»: ik w^ 
vei'ticos /^/1 , wi t h (xi.cli (‘dg(‘ loriiK’rly joining the vertc x^ //,· to vertex 
1/j now joining i n^ to Uj, VW donoto tlu‘ ///-.s/;///. gixxph ¿is Coi^i. Thus, splitting 
¿1 vertex with (/„, == h crcxilc's ¿i lu'w gixiph with h — I more vertices l)ut with the 
s¿ıme s('t ol (M.lg(\s. It is obvious to show tluil. i( h ~ 1, then s|)litting the vou’tex 
Ui does not ¿dt('i‘ tlu' gixiiilu so (¡ow^ — C  il = 1. II V' — ···) ^^/)
a subset of loop-free V('rtic(\s in (1 tln'ii the V'-sjdil gixipli of G (.’.¿in be delined 
cis shown in th(' following rocursi\’o ('(|inition:
Ho\A ^  (...((//o//,)o//· )^...)(;//, (2 . 1)
ddi(‘ gixi|)h (.¡(A' '^ is well-d('liii(*(l since' tlu' older in whicli the vortic(.\s (j1 \A are 
split do(\s not imittor. An ('X¿un|)l(' tlnit shows the nod(‘ splitting is i)r(.\sented 
in h^guro 2.9.
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l''r,
(a)
l''r,
(10
l'’igur(! 2.9. (a.) Λ 1оо|)-Гг(ч· gia.|)li (I (b) Tlir gia.|)li obi,aim'd by .splitting ;/i and 
i/¿ in a .
3. VLSI CIRCUIT PARTITIONING FOR
SIMULATION
III this clia.i)t(T, a partitic i^iiiig scli('m(' that is iisc'd in |)artitioning a VLSI cir­
cuit as a |)r('|)roc(.'Ssing st('p for th(‘ (dlicic'iit simulation ])ha.s(‘ of the PL-AWE 
siinula.tion tool is discussed. This |)artitimiing seln'ine, can l.)c coiisirlered as a 
CAD tool to increase the memoi\y and sp(44l (dliciency of the PL-AVVE simu- 
hition algoi'ithms dev('lop(‘d in tlu' EE I)('pa.rtm('iit at Pilla'nt University. In 
Section d.l, a. gi'iK'i’a.l introrliiction aJunit tlu' inu'd of partitioning for VLSI sim­
ulation is sta.ted. S(‘ction ‘L2 pr(\s('iits how io )-e|>res(nit the VLSI circuit using 
the gra.ph concepts disciissial in tiu' prc'vions chapter. Schemes and algorithms 
used in Ihirtitioning algorithm will b(' also presented and discussed in details 
in tliis chapt(u·.
3.1 VLSI Circuit Simiilcition
VLSI circuit simulation is one of the most ci itical and time consuming comi)u- 
tational tasks to he pc'rfoınuMİ in VLSI cii'cuit (h’sigıı. Sta.te-of-the-art VLSI 
circuit design i*('(|inres e.xt('iisiv(‘ and accurate' simuhition. Not only must the 
circuit 1)0 simula.ti'd uikK'i· nominal conditions, l)iit it must also be simulated 
und(‘r a. va.i*iety of o|)('i'a.ting conditions, lu)!* large cii'cuit designs, SPICE like 
simula.tions may r('(|iiii*e ma.ny days on a large', ma.infra.me comi)utei*s. Such 
simulators mu  i>iovid(  ^ the' r('(|iiired accuracy, l.)iit, not the throughput tosatisly 
design reiiuirements.
2Ü
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Л lU'W analog circuit .simulator, PL-A\VI% is under development in the 
Electrical lingiiu'ering l)('pa.rtment uf liilkc'iit University [17]. T i n s  project 
involves tli(' d(‘V('l()pm('iit ol (dlicii'iit algorithms which gna.ra.ntc'es the conver­
gence of the simulation while ma,intaining the d(‘sired accura,cy. However, the 
speed and memory (‘flici('iicy of I,he UL-AVVE can l.)e Furtlier increased by ex­
ploiting the divide-and-coii(.|U('r stratc'gy since IM^ -AVVE lias 0 { N ^ ' '" )  approx­
imate com|)utational complexity. In divide-and-conquer strateg^ y, the VLSI 
circuit ii(A^ , yV/) is partitioiK'd into sma.lh'r, not lu'cessarily еерда!, sul.)-circuits 
i2i(Ab, M [ ) A h { N 2  ^ M )) .^. . The simuhitionsof those sub-circuits
should l.)e pi'i lurmed and tlu'ii a. scIkmik'should Ix' lound to combine these sub­
simulation solutions into a. simulaiion solution of the whole circuit. Assume 
tha-t k  =  2 Го1· tiu' sa.ke of clarity of tlu' illustration of the i)roposed divide- 
and-concjuer stra-tegy. 'Г1к'П, the lollowing three dilFerent decomposition cases 
should l.)e considered in coml)ining tlu' solution ol M [ )  and M 2)
to ol.)ta.in the solution ol th(‘ whole cii'cuit i l {  N  ^ j \ l ).
First, assume that the circuit can be |)a.rtitic;ned into two inde])eiulent 
sub-circuits il\ and ii-2. Then, tlie solution oF each sulxcircuit is independent 
From tlie solution oF the (;ther. ll- would, ol coui*se, take less time and less 
memory S|)a.ce to simuhite and U 2 S('pa.ra.t('ly than sinudating the whole 
circuit.
Second, a moi*e realistic case, would Ix' the one in which and H2 ha.ve 
some connections l.)etween them with the Following ];roperties:
• All (‘xt(*rna.l connei'tions incidc'iit to I l ı r  n o r m a l  n o d e s  in a.nd Î I2 <ьге 
ga.t(' { N ( ; )  inputs. OtİK'r ((uiiu'ctions incident to Ike  i n p u t  n o d e s  е л и  be 
includeil.
• All ga.te connections between and ii -2 aie in the same direction, i.e., 
all connections a.r(' either From il\ to U2 oi’ li*om H2 to il[.
The lirst condition is a. coiiS(4|ii('iic(’ oF a.n eh'ctricaJ |)ro|)erty in which the 
simuhition oF a. ])artitioned circuit would 1и' more' easier iF the connections
l.)etweeii t h e  partitioiicxl l.)l()ck.s l ive z o v  ciirri'iil links. Tlie second condilioii 
guarantees feedl)ack free ])ai titions, for wliicli the simuhition ol the partitioned 
circuit might !)(' ('a.si('r. It is obvious (hat o i k * could not start simulating H i  
before liaA'ing all of its inputs Irom о1-1к'г pa.rl.itions deline(.l, hence an ordering 
among tlie partil.ioned sub-circuits should be* lound lor the coml.)inatioii ol the 
simuhition results. Once aga.in, il H[ is not l.aking an^  ^ ini)uts Irom then 
simulating iii ainl then simulating is expc*ct('d to take less time and memory 
s])ace than simulating tin* wlioh* circiiil..
Thii’d, in todays l.('chnology, mosl. oi the VLSI circuits conta.ins leedl.)a.ck 
l>a.ths l)(‘t\V('('ii tin* sul)-ciremits, so l.lu* previous two < ases cannot I.)e used in 
moeleling l.h(* paititienu'd siib-cire iiils with l(*('dba.ck paths. VVe restate the 
conditions for this case as lollows:
• ЛИ external connee'l.ions incideml, to Ike  n o r m a l  n o d e s  in i l [  and H 2 
gate [ N a )  iii|)uts. Otlu'r comu'ctienis incirh'iit to Ike  i n p u t  n o d e s  е л и  also 
be included.
• ЛИ gate connections between H\ and i l -2 can l.)e in both directions, i.e 
coniK'cl,ions are* ('il.lu'r li4)Ui iii U> H2 e>r Irom H2 to H\ and at Iea.st one 
connection is in tin* i4'V('ise dirc'ction.
• Hie number of gate* coniK'e'tienis is as small a.s |)OSsibl(x
CllAPTFAl :i. VLSI ClIK-UIT l\\ILLmONlNC FOR SIMULATION 22
It is cli'a.i' tha.t dir(‘('tly simnlal ing H\ is nol. i)ossibl(' siinx* some inputs Irom 
il2 a.vaila.l>le yet, also simulating i l ?  l>efore iii is not possil.)le lor the
same reason. So si)ecia.I t('chni(|U('s slnndd be used in the simidation ol the ])ar- 
titioned circuits with intei-leedba.ck |ki1.Iis. Such t(x;.hnic|ues cause consideixible 
overhead in t\\e coml.)ination ol tlu^  sub-circuits r(^ sults. This coni])utational 
overhea.d is ])i‘0 |)ortiona.l to the total niiml>er ol interconnections l.)etweeii the 
sul)-circuil.s i l\ ai]d H 2· Such d('composition case's should I)e avoided, il possi­
ble. Otherwises, elecomposiljon sclu'iiu'shouhl try to minimize the total number 
of interconne'-ctions as much as possibh'.
In partitioning VLSI rircuits Гог tlio simiihition ])iol)lem, tlie ])a.rtitioning 
<ilgoritbrn .should not diaiig(' tlio diai artoi istics of tlio circuit. Tlia.t is, the final 
solution of tlui V1..S1 circuit, ohtained hy thc‘ diicct simula.tion im t^liod should 
f)e the same with thiit ol)ta.iiied by simulating the circuit after partitioning. 
Hence, partitioning the VI.SI cii*cuit for simuhition can be deiined as follows:
Cîiven a VLSI circuit H(/V, /V/), lind a partitioning ü that partitions П into 
several transistor di.sjoint sidnietworks, i i i , ÎÎ2, ..., where each sul.)network 
or l)lock Hi ha.s a. c('rta.in spi'ciaJ coiihgura.tion tha.t would a.id the simulation 
])rocess. TİK' pa.i titioning sl.ra.t('gy is basically to group togc'ther a set of transis­
tors to constitiit(‘ a. sid)ii(‘l.\voi k or a block if they have a. common-channel-path 
l.)etween tludr source and drain nod('s. However, a. suita.l.)le graph rei)resenta- 
tion for th(^  VLSI circuits should l)e (h'visc'd in ordc'r to а].)])!}^  graph theoretical 
algorithms foi' j)artitioning. ddi(' ne.xt sc'ctions |)resents a suital.)le graph repre­
sentation for VLSI circuits and th(‘ r(da.ted algorithms used in ])artitioning the 
circuits.
3*2 Graph Representations for Pcirtitioning
The sco])e of this work is limited to VLSI circuits which conta.ins CMOS tran­
sistors a,s three terminal device's, and capa.citoi's, inductors, resistors, etc. as 
two terminal devices.
Reca.ll from Se'ction 2.1 that a. VLSI circuit H(yV,/V/) consists ol a set of 
nodes Ai iiit('rconnect('(.l b\' a. s('t o( (T'uu'iits, mainly tra.nsistors, /V/. Let Nj  
denote the set ol i n p u l  node's, a.lse>, h't N,\i elenotc' the set ol s l o r a g c  o r  n o r m a l  
nodes in il{N^ M).  Ne)te^  also that, ( I NI )  ел* node' 0 is tr(‘a.ted as an input node. 
Let
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M cmos  = {'///' G M  : {Elcriic'iilTijpcivi) = (> M ( ) S  Tranm.stor}] (3.1)
demote the set ol (JMOS tra.nsistors in the netwoi’k. Let N(, C Nj\j be the 
subset of normal or ste)i’a.ge iioeh's at whie:h the user wishers to ol.)serve the
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output vva-vcforms. Also, K't
AV/ ™ {v/- G N : n = r/i/./f (·///); ni G M c m o s ]
denote the set of nodes that are ga.t(' node's of the CMOS transistors in the 
network.
A VLSI cire'uit [ \ [N^M]  can Ix' repre'seiited l\y a. s|)a.rse undirected multi- 
graph G[\ ' \F)  as follows. Isach node in il is a.ssociated witli a vertex in G. 
Each tra.nsistoi· in il is r('pr(\s(*nt('d hy an undirected e'dge l)etween a pair ol 
vertices in G which corresponds to the' drain and source nodes ol that transistor. 
Each two terminal ehmu'iit in ÍÍ is also re'prc.si'iited l)y an undirected edge 
l.)etween a. pa.ir of ve'iticc's in G which corre'spoiids to the terminal nodes ol 
tliat element. Hence, this graph rc'prcsenta.tioii can Ix^  lormaJly sta.ted by the 
following dehnition:
Defini tion 1 .' T h e  u i i d r n r i r d  G{ V^  hi) /.s s a i d  to  rc^ present a  V L S I
c i r c u i t  M )  i f  t h e r e  e x i s t  b i j e e l i o n s :
X  : V => N  and Y  : F => M, sueh I hat e = (n,co) G F if and only i f
{Drain{Y{c)),  Soirrcc{Y{e))} i j  in G M cmos
{ X { n f X [ u ) ]  =
{7’cr///.r/n/./l(K(c)), Terinhi(id2[Y[e.))] i f  m  ^  M cmos
Note that ga.te interconnections ol CMOS triinsistors in il a.re not included 
in this graph re|)r('S(uitatioii. Ih'iicc' th(' graph G doc's not completely repre­
sent the circuit and should be consid('r('d as an intermediate representation 
for VLSI circuits. In Section .’L 1 we will show how to complete this represen­
tation l),y using dirc'cted giaphs. So, il the VLSI circuit contains only CMOS 
transistors, tlu'ii tlx* undir('ct('d giapli G r('pres(‘iiting the circuit has edges 
that reprc'Si'iits the comu'ctioiis ol tlu' cha.iiiiels ol the ( ’MOS transistors. Lor 
the sake of clarity, we will assume that the circuit il contains only CMOS 
transistors. In Section .‘L(i we will discuss how to trea.t the other elements in 
the circuit. An ('xaiii|)l(' ciicuit that contains (/MOS t!‘a.nsistoi*s is shown in 
EigureiLl [9].
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Ι'Ί,ι>;ιιι·('5.1. Λ ( 'MOS cxamplr cimiil,.
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The iiiidirecleíj gra.|)li C  Cciii be cojisli'iicU'd while reading Uie circuit de- 
scrii)tioii froııı a SIMOK file, d'he data striictiii-e used to re])resent C  is the 
a.dja.cency multilists, ddu' graph C  obtaiiu'd IVoin the circuit in h^ igure 3.1 and 
its adjacency multilists is shown in l^ i^giire 3.2. The node structure of the lists 
consists of :
• Vertex  I which re|)resents the drain node 7Y/; ol a transistor
• Ver lex 2 which repr('.s('iits the source' node /Y.v (d a. tra.nsistor
• (late, which re'presents the gate' node' Nc; ol a. tra.nsistor
• Block which re'|)re'se'iits the inele'X / e)f the partition ili that contains this 
transistor
Fielel tha.t contain ce)inponeiit iidorma.tion e:a.n l)e included in the node 
structui’e. Idle block (iehl is initia.Iize'el te> —1 showing tliat the element is not 
yet ma])|)ed to any partition. Once again, the size of the Cl array is and 
the size of the a.rray cdx/c.s is M . In tlie' ne'xt Section we descrilie the splitting 
algorithm used in s))litting the gra.|)h Cl.
3.3 Splitting and Clustering of Graph G
Node S|)litting ( NS ) eif graphs has lie'e'ii eliseuisse'd in geuiera.l in Section 2.2.6. 
Here, we will present tlu^  conce|)t of ivpul node s|)litting and the algorithm used 
in im|)lem(uiting th('- NS. This a.lgoi ithm is usc'd as a. cluslcring sclieme of the 
given VLSI circuit. In latc'r sections, \\v will discuss how this clustering scheme 
aids the linal partitioning scheme, ddie input vertex splitting and clustering of 
the gra|)h (1 can be foianaJly deliiK'd as follows:
Definition 2 :Lct V¡ (Icnole the .s( / of input vertices in (.1 that correspond 
to th.c set of input nodes Nj in il. The undireeted multicjraph graph (1¡ is 
dejined as the multigra:ph obtained from .<<plitting all the input vertices in V¡
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III
m9
п5 п9
(a)
Block veHcx1 VC Ilex 2 (¡ale pa(i)l palh2 comp. info.
CllgCS
i 6 1 6 2 9 2 m 1
i 6 7 4 nil 3 111 2
 ^ 6 7 0 2 4 4 ni3
6 7 0 4 5 7 111 4
r 6 7 8 3 6 6 111 5
6 7 8 0 nil 7 111 6
6 8 0 4 8 8 111 7
6 8 0 5 nil 12 111 8
7 1 10 8 10 10 111 11
7 1 10 9 11 nil 111 12
7 10 11 8 nil 12 111 13
7 11 0 9 nil nil 111 14
8 5 9 3 14 14 111 9
8 5 9 4 nil nil 111 10
1
2
3
4
5
6
7
8
9
10 
11 
12
13
14
(b)
l''igiini .'{.2. (a)Tlie gra.|)li (/ obl.a.iiicd (Vom l.lic' cxaniplc circuit (b) The adj 
ceiicy multilists oC G .
a-
of the graph C\ llial. /.s, (Ij = CoVj^ Lrl where / = \Vj\^ denote
the blocks (clusters) that correspond to each split vertex in Vj. The connected 
components of (! denoted by (ti'c deji}ied as the connected
components ofCtj .  kJach eoirneeted eornponent Ci, for 0 < i < K, induces a 
block Hi G H which is the subnetwork of elements and/or nodes corresponding 
to the edges and/or vertices in respeelively.
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R.ecaJI tliat, the |)Ui'|)os(‘ is lo liiid a. pai'i/ilioniiig V; that |)a.rtilions a given 
VLSI ciicnit, H into S('V('ra.l l.ransisloi' disjoiiil, sid)nelwoi'k.s, ‘Siich
tlia.t each siihiK'lvvoi k oi· hlork H; has a ( ('i laiii sp(M:ia.l coidigiii*a,tion that would 
aid the siinidaiioii |)ro('('ss. ddu‘ sinuda.tioii of the set of transistors witli a 
coininoii-cha.iineI-|)ath In'twc'eii tlu'ir source and drain nodes ha.ve strong inter- 
de])endencies. This fact lU'Ci'ssitates I.Ik* inclusion of the nodes with coinmon- 
channel-i)a.th in the same partitions. The connected components of the s[)lit 
multigra.ph C j  identific'S sucli common-cha.nnel-pa.th sid)iietworks in H. Hence, 
the clust('ring sciieme indica.ted in DcTnition 2 ca.n l)e us('d in finding the 
common-cha.nnel-path suhiu'tworks of th(' given VLSI circuit. So the config­
uration of eacli connected compoiK'ut 0 < i <  A", can now be defined as 
follows:
• ddie first / |V'/|, bha ks <\.ve i*(‘served for the input vertices Vj. Tliat is,
eacli input vert(*x e,· G Vj constitutes an individual block. Cleaii} ,^ each
Cj^ for 0 < 7 < /, is a compoiK'iit having exa.ctl '^ one vertex.
• The clusters 6',·, for I < j  < A , corresponds to a connected-chcinnel
transistors induci'd b}^  the S('t o f V(‘rtic(\s vi G and the edges e £ E
tlia.t coniK'cts thos(' V(‘rtic(\s.
The imi)lementa.tion of th(' clustering scluMne indicated in Deiinition 2 is a 
two |)hase |)rocess. In th(‘ first |dias(', the' s|>lit gi*a|)h Gi — CoVi should be 
constructed. In the s('.cond phasig coniiect('d comi)oneiits  ^ ···)
be found \.)y running the (X)MP(6') algorithm, deliiu'd in Figure 2.7, on graph 
Cj.  Then, first C\)^C\^ ...,C[ Idocks, wIkmc' / = |ky| are added to the component
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set. The .s|)littiiig algorithm |)io|)o.şe(l in [9] is <mi iiK'dicient algorithm since 
it increases the size of tin' splil. garplı T//. In this algoiithm, each split vertex 
i is duplicated (// — I tiiiK's in l.lu' data, si.rnctnr(* r('|)r('S('nting tlu^  split gra.|)h 
C//, wheia^  di denotes th(' d('gi('e of vantex i in tlie graph G .  However, this 
duplication can l.)e avoided l>y virtnally splitting the in].)ut vertices and then 
finding the connected components directly on tlu' da.ta structure rei)resenting 
the uns])lit gra,|)h C .  This efiicient scheme is a.cliieved lyy modifying the con- 
nect(.'d component a.Igorithm as proposcal in h^ igiiie This a.lgorithm splits 
the input vertices of the' giapli C  without ('X|)anding the data structures or 
increasing tiu' nnınİMir of verticc's. TIk' blocks of tlu' VLSI ( iırııit will be found 
l.)y labeling the edges accoi’ding to t.lu'ir coria'sponding com])onents.
The aJgorithm ])i-oposed in h^ iguia' d.d stai ts l>y imirking all in|)ut vertices
G Vj l).y diiferent l)lock nnml)ers; 0 < l)lock-no< /, where / = |V7|. Note that, 
U l.)lock numl.>er is given to the ( I N I )  bl(M.k, other iipnit l)locks are marked from 
1 to /. Idieii, sta.rting from a. vei tex //„ adjacent to a. split vertex G Vj^ initiate 
a BFS  Si'a.rch arnl (iiid a.ll van tices comu'cted to the vertex //f,, mark all edges 
incident to those vertices by tlu' saiiK' l.dock number; / <l.)lock-no< K^  so that 
a, comidete conma.'.ted compoiu'iit is loiiiid. 'rii(* only modiheation with this 
BFS  sea.rch is tha.t, wlu'ii flitting a. split \a'i tex G Vi the search will not 
add this vertex to the (|ii('U('. This is because the vertex //.; G Vj is already 
marked. After the s|)lit algorithm iinisİK's (‘xaa ution, a.ll edges will be ma|)ped 
to their corres|)onding (oniK'ctial (annpoiK'iits ( \ ] i )  < / < l \ . Also, another 
a.rray called n o d c - h l o r k  is (a)iistrncl.(al which shows th(‘ block index i of that 
contains a, \a'rt('x //. y\lso, aRaa· linding tin' split graph ( l o V j ^  we ca.n make one 
]>ass through the multia.dja(a'iicy lists to find the lists of all edges (elements) 
and vertices (nod('s) that l)elong to ('a.ch blo('k i l i .  ddie sjdit node lists that 
belongs to eiich l)lock < 1^ ·^ lound as wadi. This inlormation will be used
when the construction o( th(‘ fan-in and fan-ont lists ol the clusteia; !^ circuit is 
performed.
Note that, since the gat(' intc'iaaniiK'ctions are not included in the represen­
tation ui the int(*rmediate graph ("/, tlu' graph (! might alia a^xly liave more than 
one coniK'cted component before splitting its iiipuL vertices. Foi* exam|)le, the
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Split(6')
Block-no = 0
For eacli s])lit v<!il,('x ;/,■ € Vi do 
iiod('-l)lock(;/,·) = Block-no 
Incixinionl, Block-no 
End For
Mark a.ll oUicr node's wiUi - I in the node'-hlock array 
For each ,sj)lil, verlex //, € V) do
For eac.li vcrUcx u-\, a.dja.c('iil. (.o ;/,· do 
If node-blo(:k(tt-’„ j ^  - I then do
Call BFS(ca„) { Bach vortex and edge is marked with Block-no. ) 
Increment Bka k-no 
End If 
End For 
End For
k'ind all edgois (edemu'iits) tlial. İM'longs to ('ac.li l)loc.k Î2,' 
k'ind all split node's tliat be'lenigs to eae li block
End Split.
kigurei 3.3. d'lie' pre)pe)se'el algejiitlim len' the' imple'ine'iitatie)!) e>l tlie:^  c.bisteiiing 
scliemu' inelicate'el in l)e;linitie)n 2.
CHA FTER. 3. VLSI ClllClUT FA imTIONINC FOR SIMULATION 31
I' i^gure 3.4. 3'ho gra.|)li CioVi obtaiiu'il from .s|)liU,iiig the input nodes of the
// .
sample graph 6' given in Mgiire 3.2 contains two connected components before 
s])litting. llowcwer, since th(' i)ro|K),sed splitting algorithm ac.ce.sses the graph 
G starting froni its split vertices, each component of G will not be j)iocessed 
unless it c.onta.ins at hvist one injiul vertex. The following theorem pre,seats a 
property in the eh'ctrical VI^Sl circuits, which gna.ra.ntees that each ('om])onent 
G{ of the undirected graph G repix'sc'iiting the VL.Sl circuit il has at lacist one 
input vertex Vi G Vj to split.
T h e o re m  1 ; IJ Ihc iiil.crinalialc uudircclcd inulli(/raph G{V, E) that rcprc- 
ficnl.fl l.lic VLSI circuU i l [ N , M)  orij/inallfj has more Ihan one connected com­
ponent G { , ( ' 2 ·, ■■■G'n, then each eoniieeled component Gi has at least one vertex 
Vi € Vi to he split.
Froof: hVom Definition 1, if 6', is a, comjM)nent of G, then 6',· induces the 
sub-network ili in the network 0  which has some common-channel transistors 
connected to eacli other. If one of the end terminals of the common-channel
Iranfsistor.s (i.c., the draJii oi* source' nodes of tlu' first or tlie end transistors in 
the coininon-clia.nnel) is connected to a. normal or storage node ^ Na  in the 
network, tluMi due to Dedinition I, the' siihiud-vvork {l{ slioidd l)e connecteal to 
another ])a.rt of the network. Hence, the coin])onent Cu will ¿ilso l.)e connected 
to another coini)oiient in (t\ which (‘ontradicts the fa,ct tliaX Gi is a separate 
connected coni]:)onent. If the end tei ininals of tiu' common-channel transistors 
in Ci are not connected to a.ny nod(' tli('ii, thv' connected com|)onent G{ is 
lloa,ting, a. case which can not lia.pp('ii in VLSI circuits. So one of the end 
terinina.ls of the common-channel transistors should l)e connected to a.n input 
node in the network. Note that the' case' in wliicli l)oth the end terminals of 
the common-channel tra.nsisi.ors are coniK'cted to a normal or storage node 
Hi G N c  is impossil)le.
The com].)lexiLy of the proposed split a.lgorithm is 0(|K| + The graph 
Gj resulting from splitting the input nodes in the grai)h G rei)resenting the 
circuit of h^ igure 3.1 is shown in hlgiire 3.d. Note tha.t this graph has two 
components l.)efore applying the s|)litl.ing algorithm. Nx|>erii]iental results show 
tliat the numl.)er of elements in each cliistcu· vai ies l)etween 5 to 15 elements. 
A fina.l partition ma.y l.)e constnu'ted l)y grou|)ing more tlian one block of the 
split blocks in E. The numl)er of Idocks in E is hirge enough to adjust the final 
number of ('hmients in each linal |)a.rtitiiui.
3.4 Ordering
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A VLSI network can I)e simula.t('d by proa'ssing eacli of its I)locks in a 
certain order. A block is sa.id to l)c pro(‘('ss('d, if given the wavelorms at the 
input nodes to tlu' Idock, tlu' wavi'lorms at its output nodes are obta.ined. 
I1ius, in ordei* to [irocess a. block, tIu' wavelorms at its input nodes must be 
known, lli'iice, we must process tlu' blocks in a certa.in order so thcit this 
condition is a.lwa.3'S satisfic'd (wIk'ik v^c'i· possil)le). In this section, we will show 
when such an ordering (exists. Howc'ver, a. siiita.l.ile gra.ph re])r(:'sentation for the 
partitioned VLSI circuits should be d('vis('d in order to determine the relation
l;)ct\vc(;Uj the |)a.rtiti()ii('(l blocks such as l('('(lha.ck pal-hs a.iid ordering.
Ca.te iiitercoiinectioiis missing in (/ a.nd G'/ gra|)hs are axlded as directed 
edges into the graph D .  Inrorination a.hoiit the interconnections between in­
put nodes and drain/source nodes ai(' lost during the si)litting i)rocess. these 
intercoiiJ)ections are a.lso added as diii'cted edges into the grapli D. The head 
of eacli directed edge in D  |)oints to the vertex ix p^resenting the block that is 
taking input, and tlu' tail of the edg(‘ is iiK'idcuit to the vertex that rei)ro^ sents 
the l)lock giving tlu^  oid.put. Il('iic(\ this graph r('pi('S('iita.tion ca.n be formaJly 
sta.ted l>y the lollovving defiiiition:
Defini tion 3 ; Lcl \  rrprcsrnl iJir .scl of dll ( .rL rnal inicrconn.cciions between 
the bloeks of the partitioned circuit i2(yV, .A/, H). 77/.c directed graph D[V^E)
represents the partitioned VLSI circuil ii(/Y,/V/,!!) if there exist bijections:
X  : y, ^  V and V : y => E, such thal I he directed edge c = £ E if and
only if, Hi = .Y“ *(ce) is taking inpul from Uj = for  0 < i , j  < K , and
The digra|)h 1) defined in the dediiiiiion .3 com|)let('ly re]>resents tlie simu­
lation interdependencies l)etween tlu' clusters of tlie VLSI circuit i l{N, M,Ti). 
Note tha.t, the directed gi-a.|)li I) has the following ])roperties:
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• IGicli vei'tex, v.j G V, wlu'ie 0 < j  < /, and / = |Л0|, con*es|)onds to an 
input node Hi G Nj  in the ciiciiit i l{N,  iVI).
• Each vertex, Vj G V, wheix' I < j  ^  and / = |A^/|> corresponds 
to a sid)-circuit of common-chamiel (3M0S transistors ilj in the circuit
Π(Λ^ M),
• Each dii'ected edge c == (/^ ,ce) G E corres|)onds to an external connection 
which is either a ga.t(^  inter-comu'ction or interconnections that are con- 
ii(M;.ting an input nodi' to a. drain or soiiice node of a. CMOS transistors.
Figure З.Г) illustrates the digraph constructed for the clustered example 
circuit. From now on, the terms, vcrlex in I f  a. connected component in Gj,
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C()={n())
Cl = (ill}
C2= {ii2}
C3= {n3}
C4= (п4)
C5= {п5)
C6= {nil..m8} , 
{пб,п7,п8) 
C7= {mll..ml4) ,
{nl0,nll) 
C8= {m9,mlO), 
(n9)
Figure 3.5. Tlie (ligrapli I) coii.strucl.ed fur I,he clirstered ex<uii])le circuit.
and a block in il, will l)e u.sed iiitercliaiigeal)!}'. The input output relations 
l.)etweeii the blocks and l.he iiod(\s ol (.he VLSI circuit can be specified as follows:
• The set of i n p u l  nodc.'> for each Irhu k where I < j  ^  K·, lor I = 
|Л^ /|, denoted by /yV/ (^$i,), is deliiu'd as the set ol gate nodes of CMOS 
tra.nsistors ill Î2,· taking input Irom a Idock İhı J i ·  Ф j  i ¡4 «iddition 
to the drain and .source nodes of CMOS transistors in i l j  ta.king inputs 
from nodes of i n p u i  strength, that is,
//v;'(Si,) = {Л7; и m i ,  и Л'П n  л',)) m )
where N q is the S('t of gate nodes in ilj taking inputs from a block 
Hi,  f o r  i Ф j .  N'jj, and /Yy, denotes the dra.in and source nodes of the 
CMOS transistors in i l j ,  res])<‘ctively.
• Similarly, the set of o i i l p u l  n o d e s  h)r ('a.ch block i l j ,  where I < j  ^  K ,  for 
I - |ЛЬ|, denoted l)y ( ) U T ( i l j ) ,  is defined a,s the set of n o r m a l  o r  a t o r a p e  
no(.les that a.i4‘ drain oi' source node's of CMOS transistors in Hj driving
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ılır ga.te nodes оГ (¡MOS Iraiisist.ois in ÎÎ,·, wdune i ф in addition to 
the user didiiKMİ output nodes, tlia.t is,
OUT{il¡) = {{{{1% и Л'О n Д/у) n (yV/;)) и Л^Л); f o r  any i. Ф j  (3.4)
VVli(-u'(:‘ N q , aiui d('noLes tlu' drain, and source nodes of the CMOS 
traiisistoi's ill ilj,  respectiv'el}', N;f  denote the user defined out])ut nodes 
in ilj,  and Л^ ‘;, «.leñóte tin' gate nodes in ÍÍ,, where i ф j .
• Note that, OUT{i l j ) ,  for 0 < j  < I, for / = |Л^ /|, conta,ins the only input 
node constituting l.hat l>lock.
• The fanaui-lbl  of each node ///,· G fî, is defined as the set of all blocks 
ii;, '■ Ф j i  ta.king input from node »./,■, that is,
FOUT[ni,)  = {11, : ·//./, € l N P [ i h )  f o r  i Ф n (3.5)
• Similarly, tlio J'aiwvl4isl  of a 1.)1оск vvlioro 0 ^  j  ^  Л", is defined as 
the set of aJl Idoeks ii,·, and i ф у, ta.king ini)ut from a node G Hj, 
tliaX is,
F O U Ti i l , )  = U  ^ ' OVT[n, )  (3.6)
• The/a7///"7/.-//*.s/ of a l)lock ilj, wlicMe I < j  ^  l \ \  for / = |A^/|, i*"> defined as 
the set of all blocks ilj, where 0 < / < l\ and /’ ф j ,  giving input to iij, 
that is,
FI N{ i l , )  = {ilj : n ,  e F O lJ l \ i l i )  f o r  i ф j }  (3.7)
Note that, tlu' faiiiii-HsI and fai ioul-lUls  of the' Idocks are represented by 
the In-(lc(jrcc ¿md Oul-dcfjrrc lists discuss(‘d in (¡haptei· 2. The in-dcgvcc and 
out-degver list of the' (ligra.pli giveui in kfigiiie 3.5 a.i(' illustra.ted in Figure 3.6.
Tlie simulation orde'r of tlu' blocks ol a. partitioiu'd network is very crucial. 
Recall from Clia.|)ter 2.2.T that, a. linear oidering ol a digra.|)h can be easily 
achieved topological sorting of the digia.|>h. Hence, a. linear ordering of the 
nodes of the digra.ph reprc'seiiting th(‘ partitioned network yield a good ordering 
for the simuhition if this digraph is a.cyHic. In this linear ordering, whenever a
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0 1 2 3 4 5 0 1 6
/
0 1 2 3 4 5 6 7 8
lii-dcgrce lisls
6 7 6 7 6 6 8 6 8
/
0 1 2 3 4 3 6 7 8
Oiil-clegicc lists
Figure 3.6. The Iii-degree and Out,-degree' li.sl,s of the example circuit
block ib’ i·*^ scheduled for piocessiiig, all ili(‘ Idocks ilj G FI N{ i l i )  a.re aJready 
processed, thus |)rovidiiig inpiil, signals to the Idock i ·^.
A i)a.rtitioned VLSI circuit {] is said to have f e e d b a c k  among its blocks if the 
digraph I) representing tlu' cii’cnit il has dirc'cted cycles. For examide, consider 
a block ill hi a. network having its ont.])ut node connected I)ack to a block 
Clj having i l l  in the P ^ O l F r { i l j ) .  'Hiiis, i l  f e e d b a c k - f r e e  if D  is acyclic. K.ecall 
that, linear ord(n'ing for cyclic digraidis does not exist. So, the pa.rtitioned 
network i2(A^ , Л/,Е) has a good ordi'ring on its partitioned blocks if and only 
if it is f(‘('dba.ck-free. If, howev(M‘, the ii(‘t\vork ha.ve 1\чмЦ)а.ск, the digra])h D 
conta.ins directed cycl(‘s, Ikmic(', no good ordei ing exists on its vertices(blocks). 
In this case, thei4dV)i*e, oik  ^must det(‘ct tlu^  blocks in the network tha,t a,re within 
feedl)ack loops, treat this as special Idocks and |da.ce tlu' i‘est ol the l)locks in a 
good ordering, ddie dir('ct(‘d giapli 1) consisting of vertices which corresponds 
to the strongly connected com|)Oii(Mi(s of tlu^  digra])h I) is acyclic and is called 
the condensakion digra.|di of D, It can be proved that th(^  condensation gra,])!] 
D of any digraj)!! D must l)e acyclic
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In the following sections, th(' algorithms used in constructing th(i digraph 
7), finding the Si.X.fs of /), and (indiiig the h'veling l)etween the blocks ol the 
condensation dag I.) will lx‘ pr(‘S('iil.('(l.
3*4.1 Constructing Digraph of the Partitioned Circuit
As mentioned in Section 2.2.1, the miming tiiiK'ol tlu^S(.!C a-lgorithm is linea-rly 
j^roportional to the nnmlxM* of edg('s in tlu' digra])h. Hence, il a |)ai‘ticnla.r block 
ilj is taking more than one signal as iii|)nt from Idock ii;, then this interde- 
])endency should be i*epi‘esented l)y only oiu' directed edge (ili^ilj).  Figure 3.7 
illustrates this conce|)t. ddie algorithm given in I'ignre 3.8 detects such situa­
tions very ea.sily by maintaining pi-o|xa· marking arrays. Th(i first lor-loop in 
the pseudo code algorithm dete('.ts the gate intei‘Connections l)etween l,)locks. 
The second for-loo]) d(d,ects the int('i’coiiii('ctions between th(" input blocks and 
the drain and source nod(‘s in otln'i* Idocks.
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Figure 3.7. Heiliicing 11k‘ iiiiiniH'i· of edges in the digi*ii|)li r('<i)resentation.
Tlie derived digra.pli I) of llu' ciiciiil of I' i^gure 3.1 is shown in Figui’e 3.9. 
A1.S0 tlie is shown. TIk‘ In-d('gre(' and Ont-degree lists of tlie circuit of 
Figure 3.1 is shown in h^ gui-e 3.i).
3.4,2 Finding the SCCs of the Digraph D
As mentioned in the ])revions section, a. good ordei’ing exists only for 
graphs. Hence, stroiigly connecied components (S( !Cs) of the digrapli D re])re- 
senting the the |)artitioned cii-ciiit, should Ix' identified. Then, blocks constitut­
ing SCXyS ca.n l>e coa.lesc('(l to (oi in sii|)('r v('i tices of ii the acyclic condensation 
digraph I).
Tlie algorithm ])resent(‘d in h^giire 2.8 can be nsc'd to find the SCC' com- 
])onents of the derived digi-a.ph I). The D/'"S' |)roc('dnre uses the Out-degree 
lists to com|.)ute tlu^  finishing times. Since the finishing time is a. value between 
0.. |‘2K|, we ca.n k(*ep th(' soi'tc'd V(‘i*1.ic(\s directly in a.n a.i*ra.y of length |2F|. 
The vertices is sorted accoialiiig to theii* d(M‘rea.sing finisliing times. The BPS
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In-degree(/^)
Mark all blocks by - I in I be blcn k-mai k array 
For each edge C/ € ili do
l''iiid Uie l)l()ck il; I liaL coiiLaiiis Uie i>;al,e node NS  of ci 
If  i ^  j  Then
If  block-mark (Q,) 7  ^ i. Then
Add block ilj (.0 In-degrcH' list of ii,’ 
l)lock-niaik(i2;) = i 
End If  
End If  
End For
For ea.cli spill, node 7/,,. € ih do 
If  blcok-mark (i2,) 7^  i. Then
Add l)lock if, to In-degree list of if·
End If  
End For
End In-degree.
Figure 3.S. The steps used in constructing the In-degree lists ol D.
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(a)
(10
igure 3.9. (a)'rhc dcM-ivnl (ligra.|)li I) of I,lie example eiicuii,. (b) Its trans])ose
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])rocedure uses i.lie Iii-degree lists to label tlu; (xlges with their coiTesi)onding 
s e e  nuinl)er. Once again, the lirst / = |A^/| S e e s  are reserved for the input 
node blocks.
After the SC'e proceilure iinishes exiu'ution, each edge in C  will be marked 
liy an index indicating tlu^  .See to which this element is map|)ed. The block 
field in the adjacency mnitilists can l)e used to cany tliis la.l)els. Also an array 
similar to the node-block array is constructed to contain the SeCI number 
for each node. Tlie time coni|)lexity of linding the S e e  of the gra,])h G is 
0(1^1 + |C|).
Now we are rea.(ly to roii.si.i iict the acydic coiulensation digra])!] D wliieh 
re])resei)ts iUc S(X.!s of IIk' deiivcal (ligi*a|)li Cl. The lii-degree list of D can l)e 
constructed by using the sa,nu' |)roc(‘diire used in constructing the In-degree 
lists of the digra.|)h D.
3*4*3 Leveling the SCCs
As discussed eaiTei', tiu' t()|)ological sorting on a directed acydic graph (dag D 
in oiir case) yields a good ord('riiig (or simnIa.tion. Unrortunately, this ordering 
does not yield any iiiiorma.tioii a.boiit the s(‘t ol SC(!s which ca.n l.)e simula.ted 
simulta.neously and iiidep('iideiitly. This iidV>rma.tion can oidy l>e ol.)tained 
by the leveling of the coriilensation digia.ph 1). In this scheme, each level 
consists o(' the SCC's tha.t can l>e simnla.ted inde|)endently and sirnidtaiieonsly. 
That is, there is no need for iiiti*a.-level ordeiTig. Ilowevcn·, there exists an 
ordering among the simida.i ioii of l(‘V(‘ls which is r(‘(V‘i'r(‘d hei*e as the inter-level 
ordering. That is, put a.ll blocks i i / ' , [Ij, in a. C(n‘tain level, say /, whenever the 
blocks in l(‘vel / is schedid(al Гог pi*o('essing, all the levels containing an}^  l)lock 
. . . ,/'VyY(ii,) have Ix'en pi'eviously processed, thus, providing 
input signals to the blocks in h'vel /. The a.lgorithm shown in Figui-e 3.10 can 
be used to find the leveling among the SCCks of the condensation digraph D.
The algoritlim starts by calling tlu' to|)ological soi*ting algorithm i)resented
CUAPrEíl :i VLSI CUK-UVL lA ILLmONINC! FOR SIMUIATION 4 2
Level(D)
Call T sort (D )
Initia.lize lcvel(u;) = 0 for ¿ill to G 1.)
For ecicli vertex (S(X!) to in Uie topologie¿il order do
[î;ree list of toFind all vertic(‘s v \,. . .  , in tlu' 
level( io) = M A X  (l('V( l^(e,),. . . ,  lcv(:l{vi)) + 1 
End For
End Level.
l d^gni’e d. 10. Tlie Fc'veling ¿dgoritliin .
in Section 2.2.5 to (ind ¿i to|)ologie¿d ordc'ring of tli(‘ d¿ig 1). The I'etnrned order 
of the vertices c¿in now l.)e used to (ind tlu‘ leveling ¿imong the S(J(Js. This is 
done by considering e¿ich veri.ex Cc’ in the to|)ologic¿d ordering, ¿ind then finding 
cill vertices in the in-degr('e lists ¿id’picent to tlie vertex uj. The level of the 
vertexes is found l)y ¿iddiiig 1 to the imiximuin level of thos(  ^ ¿idj¿iC(Md. vertices. 
Note th¿it, the iii|)nt nod('S l)locks ¿irc' |)hic('(l in h^ vel zero, since tln y^ ¿ire not 
tciking any injnit IVoin ¿my otlu'i* block.
After finding the levels of ¿ill the S( Xfs in the circuit, tlie next ste]) nmy be 
fiJKİing the final p¿u*titions tli¿it c¿in Ix' sch(Mİııl(‘d l‘oi' processing using the VLSI 
simubitor. However, the size's of those (in¿il |)¿irtitions are not r¿indom, ¿uid 
sliould be predetermined such tluit a good simiih'itor j^erformance is ¿ichieved. 
Thcit is, the size of the iiiuil p¿irtitions that will l)e ])rovided to the simubition 
tool should not exceed ¿i predetermined limit. If the nuiximiim size limit on 
the final partitions is known, tln'ii the simple' |)seudo-coele ¿ilgorithm presented 
in Figure 3.11 m¿iy l)e used in (ineling such (iiuil partitions. In this pseude> 
ex)de, |.| denóteos the total numl)ei* of ele'ments in tluit set. d'he ¿ilgoritlim stcirts 
by gre)ii|)ing tlu' S(X!s in tlu‘ h've'l e)rd<'i· ünlü i.he* imiximum ])¿irtition limit is 
rexiched. Figure 3.12 illiistr¿il.e's this gi’ouping e:rite'rion. Ne)te th¿it, the íin¿il
CHAPTER. :l VLSI CIRCUIT PARTri'IONINC FOR SIMULATION 43
Grouping
■i = 0 Po = { }
For eacli SCX! ill lovd order do
If (|F;| + |.S'6Y'|) < Max-limit Then
Pi = i ’i u s e e
ELSE
'/. — z “f- I
p  = s e e
End If 
End For
End Grouping.
Figure. 3.1 1. The (¡loiipiiig lieurisiic
partition.s nia.y contain ,S(X‘s from more tlian one level, or the SCC.s of an 
individual level ma.y l)e a..s.signed to more than one |)artition. The .simulation of 
the SCO's in a |)a.rtieular partition 1) can only he initiated after tlie completion 
of the simula.tion of all |)a.rtitions /h < Pj < I). If the pa.rtition F; contains 
SCCs IVom only one level, then the simulation of the SCX !s within this ])a.rtition 
can be performed in any order. Otherwise', if the |)a.rtition F,· contains SCCs 
from multi-consecutive h'vels, then the simidation of the SCCs within this level 
can be perfornu'd according to theii' leve-l ordei'. d'hat is, the level information 
is maintained for the mnlti-cons('cutive level partitions.
3.4.4 VLSI Circuits with Large Feedback Paths
As discussed in the previous Si'ction, if small feedback paths exists among the 
])artitioned l)locks in F, tlu'ii those' blocks ca.ii be' c.oa.l(\sced to form a. SCX.I in 
D. However, if the size of a. parl.icular S(X' ,S‘, in the condensation digraph
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*  ( jivlos roprcsoni S(X's in each level.
Figure 3.12. Illustrating tlie gi’oiiping of h'vels to (iiid (ina.l ¡partitions.
D exceeds the required ma.ximiim size' limit the grou|ping algorithm given in 
Figure 3.11 will fail. Such S(X!s should l)(‘ furtlu'i· divided into a nuiober of 
partitions until the size o( each siil)-])a.rtition is h\ss than the |)i‘ed(‘termined 
limit. Tlien tlies(‘ sul)-|)art.itioiis can he addc'd as successive vertices into the 
leveled digra.])h D in |)la.ce of that large S(.Xh
Assume that it suiiices to divide' a. S ( ‘C S; into two ¡partitions Sn and S {2 
such tha.t the size of each suhqpartition does not exceed the ¡predetermined 
limit. Since Si is a S(.X./, there should lx* external leedlpaok ¡path Ipetween the 
¡partitions Sii and SV2· Heiicc' there (exists hidirectional simida.tion inteixkqpen- 
dencic'-s l)(‘tw(:U‘ii th(^  ¡partitions Si\ and SV2· That is, directly simula.ting Sn is 
not possilple since some iiqput signals IVom SV> a.vaila.hle yet, similarly,
simulating S {2 Ipelore^  Sn is not ¡xpssihle lor tlie same reason. Hence, no good 
ordering can Ipe foııııd Ipetween th(‘ ¡)a.rtitions Sn and SV2· Special techniquees 
should Ipe used in tlu' simulation of tli(‘ ¡)artitions ol the large S(X!s. Such 
techniqvKXS Cciuses consid(‘ra.l)le ov(U‘head in th(‘ coml>ina.tion ol the simulation
i*(isults of the pa.rtitions. 44ie comhina.tioii of the final partition .simulation re­
sults recpiires the invei‘sion of a. (I('iis(' matrix, еа.11(ч1 tlu^  interconnection matrix, 
whose size depends on the niimlxn· of difreri'iit signals between the partitions 
Six and Si2 · Hence, it is crucial to minimize the numl.K'r of signals l)etween 
the partitions Sn and ,9/2 in oiih'r to minimize the computational overhead 
introduced in tin': simulation of such large SX’Cs.
As mentioned eai‘lier, thei'e (\\ist a.t least one Геес11)а.ск i)ath l.)etween any 
])artitions ,9/1 and ,9/2 of tlu' la.rg(‘ S ( !( ’ ,9/. Ih'iice, the digraph re]u*esenting ,9/ 
can l.)e considered as a gra.])h in minimizing the int('rconnections betwo e^n the 
partitions ,9/1 and ,9/2. IIow('V(m*, this minimization |)roblem is in fa.ct tlie well- 
known graph ])a.rtitioning proldcmi which is known as an NP-hard ])roblem. 
Sucli prol)lems a.i’e usually t/ickl(Ml by heuristics. The heuristic pro])osed l)y 
Fidiicia, a.nd Matlieys(‘s (k'M) [27] is a.n efficient linear-time heuristic widely 
used for gra])h i)a.rtitioning.
As mentioned earlier, the conipiitationa.l overhead in the [uirtitioned simu­
lation оГ large SCCs is ])ro|)ortiona.l to tlu' numl.)er of diflVu'ent signals l)etween 
the sub-])artitions. Hence, Гог a сопчмМ, modeling of the target optimization 
])rol)lem, large S(X's should be r(‘pr('S('iited as hyi)(‘rgra.|)hs instead of graph. 
In tills hy|)ergra.ph i4^i‘eseiit/ition, each ii(*t will denote a-ii individual signal 
between clusters contained in tli(‘ larger 8(9'.
Constructing the Net-lists of the Blocks in ,9/
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Like finding tlie In-degre(‘ lists of the d('riv('d digra.|)li /), constructing the Net- 
lists of the hypergraph re|)r('S('iiting th(^  blocks in the SCXJ ,9/ is critical and 
should give the true information about the connections lietween tlie blocks 
of the ])artitioned cii'cuit. k'lgnii' 2.12 ¡llnsti-ates the net corres]K)nding to a 
signal from a node in block ih di-iving the ga.t(‘ nod(‘S in lilocks ii/, iU- 
and ilj.  The first outer for-loop given in k'igure 2.15 detects and constructs 
sucli nets very easily. lIo\vev('i‘, differc'iit case's /is illusti*a.t('d in Figure 2.14 
may also exist in Vl.Sl cireniits. The first for-loo]) in fidguix' 2.15 detects and
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Figure 3.13. ( ’onvíMtiiig roiiiK'd.ioiis l)(‘l\V('(Mi I)lorks into signal lines (nets).
constructs the ih4,s for case oiU‘ V(‘iy (‘asily, rm tliermoi(', the same loo|) creates 
two nets a.nd foi- second cas(‘ as illnsti‘a.t('d in l d^gure 3.14. In case 1, 
tlie net 7/..,, with weight ecpials to oii(‘ is constructed directly. While in case 2, 
tlie two nets, and n''., can h(' merged to a single net with weight two
since it contains two signals. This merge o|)ei’ation decreases the run time of 
the FM heuristic since it decr(‘a.s(‘s tlu' numl)(u· of iK'ts. At the same time, this 
merge o])eration incri^ase the run-tinu' of th(' h'M heuristic due the existence of 
weighted nets, ddie sec'ond ii('st(‘d roi-loop in Figure 3.15 achieves such merge 
operations for ca.s(i 2 nets. Uniortuna.t('ly, as is seen in Figure 3.15, this merge 
operations involves list s(ui.i'ches and distui hs the linear com|)lexity of the net 
construction i)ha.se. luirtlunanoi-c', ('Xp('iimental results show tha.t cases like 
case 2 is not likely to occur in VLSI design. Ihuice, such merge o])('ra.tions is 
not recommeinled.
Partitioning Using the FM Heuristics
After tlie construction of the Net-lists of tiu' partitioned [docks of the SCC 
the next stej) is to paiiition th(‘ hy|)ei‘gra.i)h i‘epi*esenting S\ . Fyach cell or 
V(irt(‘X in l.h(‘ hyp(‘rgraph II ı·e|)|■(^ s(‘nl.s a. colh'ction of common-cha.nii(4 con­
nected transistors, the (iiia.l partition will contain gi'oups of such collections.
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Case I
Case 2
Figui'e lUidiiriiig the iiiiml)(‘i· of iu'(.s in tlui liypcrgiapli ol 5',· .
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Net-lists(6'oK/)
Mark all no(:l<\s l)y -1 in I,lie luxle-niark array 
For each edge e¡ G il¡ do
k^ iiul llie l)l()ck íl¡ tha.1. conlaiiis the gate node N[·. of e¡
If  г Ф İThen
If  iiode-inark(.AV';) -/ /Then
Increment the (aii-oiit counter of node N\¡ of C/ by 1 
Add l)lo(4< if, to lan-ont-list of node Ν\· of c/ 
node-mai-k(A'¿) = /'
End If  
End If  
End For
For each node щ E il, do
For each node ?)·,, € il¡ and I ф '¡> do
If  the fa.n-ont conni.er of n¡= faii-oiit counter of ?/,, Then  
If  fa.n-ont-l¡st(///) = fan-oiit-l¡.st(·;/,,)Then  
Delete tli(‘ fa.ii-ont-li.st((/i,,)
Increment the net weight of node n¡
End If  
End If  
End For  
End For
End Net-l ists.
■e 8.ΙΓ). d'lie 8te|).s used in constructing the Net-lists ol tlie hypergra])h
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To achieve this ])artitioning task, the K('i-iiighaii-Liii heuristic is inipleinented 
efficiently as described l)y th(‘ khdiicia. and Ma.tlu\yses (FM) [27].
In order to apply th(' to mniti-wa.y |)artitioning two schenies ca,n l.)e 
used. Tlie first one, i)a.rtitioiiiiig l)y i-(‘cursive l.)isection, recursively ])artitions 
the initial gra.])h into two |)artiti(jiis until final partitions a.i‘e ol)ta.ined. Other 
scheme, pa.rtitioning by pairwise' miii-ciit, stai'ts with an iiiitia.1 |>a.i’titioning 
and tlien minimizi's tlu' ciit-siz(' b('i,w('('ii ('a.cli |)air of pa.rtitions until no im- 
])roveinent can be done. The pairwise' miii-cut se*.heme^  yieTls slightly better 
solutions com])ared to the re'e iirsive' bise'ci.ioii seheune'. However, recursive l)i- 
section is much faster, luirtlie'iinore, |)a.ii’wisei min-cut scheme recpiires that 
tlie final numl)ei· of |;a.rtitions is give'ii prie^ i-i to the' execution of the heuristic. 
Hence, ])aii'wise min-cut sche'iue' is not very suitable in this im])lementation 
since a good estimation of the final iiiimbe'r of [partitions ca.n not Ipe jpredicted 
easily. The recui’sive l)isectie>n se-lu'me can l)e easily a|)j)lied to our implemen­
tation l)y continuing the' bise'e’i.ion 0|)e‘ra.tie)iis until thei size's e)f all [Pa.rtitions 
decrease below the given maximum limit. Ile'uce, the recui-sive min-cut scheme 
is im]Pİemented in this vvoi k. The exact Ipahinex.* of the [partitions during the re^  
cursive İpisection is not veiy e'i’itie:al. The jpai-tition sizes ca.n 1)C rehixed to have 
different sizes as long as the e iit-size* be'twe'e'ii the [partitions is minimizexl. So 
the finaJ [partitiepiis ca.n have dilFe'i'eMit size's aiiel the' user can define the required 
load iml)ala.nce ratio of the sizers of the [)a.rtitions.
It should Ipe clear that the VK\ [partitioning is done only whem tlie size of 
a particular SCC exeex'ds the ma.ximiim limit of the final piii titions. The sub­
partitions of suedi lai'ge S(T!s fepiind by the' VM heuristic reqpla.e'.e that S(JC in 
the level gra.[Pİı. Othe'r S(!(^s ai‘e' still maiiita.iiieel in their le*vels. Figure 3.16 
illustrates the len^ el groiqping epf efirea.iits with a. lai'ge SCXJ Si. These ojperations 
can be summarizeel by the' [pseuelo-code given in Figure 3.17.
The overall ex)m|Pİexity of the [projpose'd [partitioning algoi-ithm can be sum­
marized as follows: Constructing the a.elja.ce'iicy multilists of 6' from Î2 require^ s 
0 ( M )  time, wlie'ie' M  is the' iiiimbe'i· epf e'le*me*iits in the' eureuiit i l .  S|Pİitting the
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*  (Circles i(.‘prcscnl S(X's in each level.
Figure 3.H). Illii.stra.ting l\\c grouping of h'vels with large S(XJ to (iiui final 
])artitions.
grapli C  i-equir(\s 0 { M  + A^ ) tinug wlnne N  is the numl)er of no(.l(.\s in i7. Con­
structing the (ligra.i)li D{\ \ E) r(‘(piires 0(|V''| -|- M)  operations, where |K| a.nd 
M denote the numl)er of Idocks in the s|)lit gra.|)h and the numl.)er of elements 
in n  res])ectivel3^  Note tha.t, \V\ is, in general, considerahly smaller than N.  
Constructing tlie condensation digraph L) hy linding tlie SCCs from the digraph 
D  requires 0 { \ V \  + N o l c  that ¡I'J'] <  M  sinc(‘ multi gate interconnections 
l)etween each l.)lock |)a.ir are imugi'd into a. singles directed edge in th(^  ])revious 
step ( See Figure 3.(i). Fx|)('rim(nita.l r(‘siilts show that |/?'| Leveling
of the condensation gra.|)h l)(V,k') rixpiires 0(|V| + |F|) operations. Also note 
that |V| and |E| are consid(ira.l)ly sma.ller tlnui \V\ and ¡E'l ix'spectively. U.ecall 
that FM liiMiristics a.])])lied to large SCXfs is also a. linear time a.lgoritlim. ddie 
grouping algorithm a.pplied to the h'vehxl digra|)h is a. simple' algorithm which 
requires 0(|A'CY^ s^|). lleiu'e the pro|)Osed algorithm is a linea.r time a.lgorithm.
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Partition(!i(A^, M ))
(.¡onsinict tlio (uljaci'iicy niiill.ilisl.s of (I from il 
l·'i^ κl the C'o, C-’i b l o c k s  of r/ by using l.lie SplU iilgoritlini 
Const,rvict I,lie fn-clegi('e and Onl.-cb'giau' lists ol the <ligra.|)h D 
Find the SCCs in tlie digra.|)li I)
('oiistnict the In-degi('e lists of the SCCs to constnict the 
coiulensation digraph I)
I,,evel the condensation digraph 1)
For each SCC .S',· vvitli |.S’,·| >.Max-liinit do
C/Onstruct the Net-lists of ,S',·
H.nn recursive FM  bis('ction heniistic on the liypergraph of .S',· until tlie 
sizes of the snli-partitions .S',,,. . . ,  5',·,,, are smaller than Max-limit
Replace .S',· with .S',|,. . ., .S',·,,, in the leveled gra.|)li
End For
Run G rouping  heuristic given in I'ig. .3.11 to find the final partitions 
End Part i t ion .
Figure 3.17. The .Summary of tlu' Ibirtitioning algorithm with both leveling 
and FM heuristics .
СПА PTER 3. VLSI СШ.СПГГ PA R.14riO\4NC FOR SIMULATION 52
3,5 Testing and Experimental Results
Tlie proposoxl partitioning' a.Igoritlim lias Ix'cn im])l('ment(4i and tested on sev­
eral VLSI circuits with diflerent siz('s. ddie tested circuits are rea.l ])rojects 
dcisigned in the Fdi I.)e|)a.rtment at ILIkent University. Tal)les 3.1, 3.2 shows 
the residts of the tested ciicuits. In Table 3.1, tlie probleni size is identified 
I:)y the numl>er of nodes, niimb(‘r of ('leiiuuits and the numl.)er of S])Iit nodes in 
circuit respectively, d'otal numb(M' of edge's, iiuml)er of l)locks, a.nd the miml)er 
of elements in the largest block is specified for both D a-iid 1) gi“a.|)lis. Also, 
the nunil.)er ol levels and the' niinibe'r of (T'lnents in tlu' largest level are sj e^c- 
ified for ea.ch circuit in tin' table. As can be seen from the ta.l)Ie, the sizes of 
the In-d( g^i'ee lists (numl)('i' ol ('dg(\s in /)) is l(\ss than tlie numix'r of edges 
(transistors) l)y ap|)roxima.tely a. factor of 2. ddie total number of s])lit blocks 
is lai'ge and each Idock contains 5 to 110 eh'inents in tlie average. In general, 
each sex./ l.)lock contains 2 to .3 blocks and tlie average sizes of the SCX.  ^ blocks 
is 10 to 12 elenu'iits. It is cl(xir that the sizes of l.he S(.X.ks is suital)le to con­
struct tlie condensa,tion gra.|)h and tlu'ii do the leveling a.mong the S(.X..ks. As 
mentioned before, the number of lev(Ts and the sizes of the levels is suitable to 
construct groups of consecutive levels as partitions. The grou|)ing of the levels 
is implemented using the grou])ing algoi'ithm discussed in tlie ])i'evious section. 
Partitioning times a,re included in the tidde. Note that, the ty])ica.l simulation 
time for each circuit is also includ('d in the cir('iiit. All times are measured in 
CPU seconds.
The sizes of the S(X/S eiK'ountered in tlu' sample networks a-re detected to 
be well Iielow the maximum size limit. Hence, The VM Iieuristics is tested 
on the whole VLSI test ciriuiits considi'ring the whole circuit as a large SCC. 
So after splitting the circuit, the net-lists of the hy|)ergraph re])r(i'senting the 
partitioned circuit is constriict('d. dT('ii tlu' k'M heuristics is run to find the 
required number of |)a.rtiti()iis. The 2-way, Tway, and 8-wa.y jiartitioning of tlie 
given circuits are as shown in d ai)l(' .3.2. In g('iiera.l, the cut-size is small lor the 
2-wa.y ])artitioning, and becomes larger wlu'ii the numlier of r(U|iiired |)artitions 
increases. The numlier of ('lements for the largest partition is sliown in the
table. Pa.rtitioning times a.ie also sliowii togeí.lier with the t q^hca-l simulation 
time (or each circuit. All times ai*(' measiircsl in (!1MJ seconds.
It is difficult to confirm the a.cci'ptaldlity of the shown results since the 
partitioned circuits is not tested yet in the simulation ])hase. However, as 
is seen in Tallies 3.1, 3.2 'The time taken in i)a.rtitioning the VLSI circuits is 
negligible com])ared to the tinu' takcui in the simula.tion ])ha.se and will never 
ca.use any overhead in the siimdaXion of tlu^  ])a.rtitioned circuits.
3*6 Mapping Elements Dift'erent from CMOS Ti'ansis- 
tors to the Pcirtitions
From the previous sections, it is chsir that oidy (bVIOS transistors of the VLSI 
circuit are taken into coiisid('ratioii whih' constructing the sul.)-blocks of the 
circuit. Rea.l VI.;S1 circuit dc'signs contains (di'ments other than the CMOS 
transistors, so ehunents lik(' capacii-ois, lesistois, etc. should be considered 
in the ])a.rtitioning of tlu' VLSI ciiciiits. In our pa.rtitioning algorithm, the 
following ci'itei'ia. ca.n lu^  followisl while' processing tlie limui.r (diummts ol the 
VLSI circuit:
• All linea.r (dements coniKU.'.ted Ix'.tween a noi’inal node a.nd a.n mpui (s])lit) 
node are ma.])|)ed to the Idock containing tlie norma.l node.
• If a linear ('hnnc'iit is connecting two siib-ldocks and il one ol its nodes 
is a gate node AV; of a CMOS transistor, then the element is ma])i)ed 
to the block containing the' AV; nod(', otherwise, the two sul.)-l. l^o(.'ks are 
coml)ined to a new sul)-block as a S(Kk
• If moi'e than one linear (‘lenu'nt. a.i‘(' conmM'.ted together and ai‘e not in 
the first case, then all connected nonlinear (dements are considered as one 
sub-blo(dv.
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Othei* cases can l)e detected and iindiided in tlie [partitioning algorithm 
as specia.l easels. The lii'st two ca.s('s aie veiy ('asy to implement, and only
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Table 3.1. Re8iilt.s of the partitioning algorithms with leveling tested on 9 real 
problem instances.
PROBLEM SIZE |
SPLIT CIRCUIT
[E
D D Leveling
TIM
(Se(
1 # ЛТГ M # # M # M
N M l^ /l of of Max of of Max of Max Sim Part
Edge Block Block Edge SCCs see Levs lev
64 102 4 50 24 6 30 14 10 11 10 314.8 , 0.2
68 114 12 1 36 14 36 25 14 i 26 17.8 0.2
76 122 11 1 66 32 8 46 22 14 11 14 137,8 0.2
97 176 10 1 87 62 6 87 62 6 7 44 42.5 0.2
266 414 20 136 71 14 136 71 14 12 84 612 0.2
405 770 37 432 229 9 432 229 9 35 200 3584 0.3
1541 2560 6 1 1279 517 8 767 261 10 182 20 205687 0.9
2445 4616 138 2326 791 14 2326 791 14 26 576 36832 2.5
6264 11036 17 1 5366 2050 10 3702 1282 14 523 42 - 11.2
Table 3.2. Resnlts of the ]:)artitioning algorithms using FM heuristics tested 
on 9 real prol.')lem instances.
SPLIT CIRCUIT FM PARTITIONING
D T(Sec) 2-way 4-way 1 8-way
M of
Block
#
of
Nets
Sim Cut
Max
Part.
Size
T
Sec
Cut
Max
Part.
Size
T
sec
Cut
Max
Part.
Size
2"
Sec
102 24 25 314.8 9 54 0.1 18 28 0.2 27 16 0.5
114 25 20 17.8 5 60 0.1 7 34 0.2 13 16 0.5
122 32 37 137.8 16 64 0.2 23 34 0.25 32 18 0.5
176 62 51 42.5 4 90 0.3 10 48 0.3 23 26 0.6
414 71 67 612 11 212 0.3 22 no 0.35 54 56 0.6
770 229 213 3584 3 286 0.5 8 194 0.8 13 98 1.2
2560 517 518 205687 1 1280 1.7 4 660 2.5 8 340 3.8
4616 791 783 36832 24 2398 3.5 73 1200 5.6 108 598 6.5
11036 2050 1976 - 42 5550 23 131 2784 31.5 239 1430 31.1
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one ])a.ss tlirougli tlie liiu a^r (‘lenu'nis is enough to ma.|> tlie (elements to their 
corres|)onding snh-bloeks. The third ease is under investiga.tion since more 
examides and cases slioidd Ix^  examined.
4. V L S I  PARTITIONING FOR 
PLACEMENT
The main aim of l.his l,li('sis work was to dosigii and implomenl an eificicmt 
j^artitioning algoritlim to s|)(4al np tin' compnla.tion time of tlie PL-AWE sim­
ulation tool. VVliile im])l(mu‘niang this ])a.rtitioning algorithm, we luive noticed 
that the same |)artitioning scluMne can be ns(‘d as a |)re|)rocessing ste[) to form 
clusters of tra.nsistoi-s in |)artitioning for phicc'ment in the layout ])rol>lem. In 
this cha|)ter we show how to use the Node .S|)litting conce])t to form the clusters 
and tlien <4>])1у tlie W(‘ll known partitioning h(‘iiristi('s, sindi as Kernighan-Lin 
a.nd iSirnnhited AnneaJing, to parl/il.ion tlu' cii'cnit. In sc'ction ‘l.l we taJk aI>out 
the placement i)rol)lem in geiua’a.l and tlun i(‘vi('W ]>r(wious partitioning algo­
rithms tha.t are used in the proldem. In sc'ction 4,2 we chdine the ])a.i*titioning 
problem and then discuss th(‘ clnstcn-ing scheme. Theori^tical issues and im])le- 
mentation results ai-e disciisscal in seH.ions l.d, 4.4 i’es])ectively.
4.1 VLSI Circuit Placement
With the a,dvent of higli-density VLSI, the chip design ])rocess lias l>ecome a 
very diiiicult task. A major issue in VI^Sl design is that of detei*mining how 
the circuit com|)onents a.r(‘ to \)c distiibnted and located on a. limited silicon 
area such that the inlcrroiiiircl ami, called the roulinij area, is minimized. The  
whole ])roI.)lem is called the layout |)rol)lem. The  second i)hase of the layout 
prol)lem, that is routing, sti’ongly de|)('.nds on the (.|iiaJity of ¡placement per­
formed in the (ii’st ])ha.s('. (d(‘arly, one would like elements connected more
r)(j
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clensel y^ to lx-' i)lar(‘(l dosor to,i>;('tli(ir in tlu' layout. However, cletermiuing tlie
0] )tiina.l placement is an NM^ -lia.rd proM('iii, wliicli ini|)li(\s that it is impractical 
to determine tlu' perlect placement. NP-lia.i(.l jX'ohlems are generaJly tackled
1) y heuristic or a|)|)roxima.tion teclmi((n(\s. These Inive to l>e specifically de­
signed for each separate prol)l(‘im i\ ti-ad(.'oir IVer|nently encountered in these 
techniques is l)etvve(ni the s|)eed of tlu^  algorithm aiid the quality of the so­
lution. The ])la('.ement i>a.i t ol the layout |)iol>lem is nsna.Ily done hy min-ent 
partitioning or hy a. simnla.t(ul annealing l).onnding i‘ecta.ngle a.lgoritlims. In the 
following subsection we revic'w works doii(‘ on the former ai)])roach, an exami)le 
about the l.)Oundiiig icctaiigh' algoiithms ca.n be found in [29].
4.1.1 Review of Min-Cut Partitioning Algorithms
In the min-cut ])artitioniiig algorithms, the circuit is successively ])artitioned 
into two ])arts l)ased on minimizing the numl)er of connections l)etween the two 
])arts. Kernighan-Lin [21], was originally iiiti-odiiced for i)ai-titioning communi­
cation networks re])resented as gia.phs. Starting with an arl.)itrary pa.rtition, in 
each iteration the a.lgoi'itlim sd('cts a. vertex IVom (‘a.ch [dock and exchange the 
pair so that ma.ximum reduction in l.he sum of the w(‘ighted ext(u*naJ edges is 
achieved. The average com|d(‘xity of the algorithm is known to l)e 0{^iP log??-), 
where n — \V\. SchwcTvert and Khuiiighai) illustrated the (hdiciencies of using 
graph models for ])artiti()ning circuits [25]. They pro])osed the nci-cui circuit 
model by i‘e])i*esenting l.he ti*ue (4uiiiections i4‘la.tionship among com])onents 
joined l)y the sa.me signal lim*.
Fidiiccia and Ma.theys('s [27] proposed a. partitioning algorithm with linear 
run time com|)I(xxity, wheie the pioblem siz(^  is now defined as the number of 
])ins in the circuit. Ha.thei· than pairwise excha.nges, ea.cli time only a single 
component from either block is chosen for position change while keeping the 
partition roughly in bahuice. .Just like the ])revious algorithms, to prevent 
com])onents from thrashing betw(‘('n the bhx'ks, a. component is not allowed 
to change its position twice. TIk‘ component selection criteiion l)ased on cell 
(lain is similar to the one id(‘iitilied l)y Schweikert a.nd Kernighan, with each
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single component movement, component S(‘Iection a.n(l cell ga.ins information 
are updaXecl l)y manipiihiting a. sma.i t buckd list data, structure. Thus, the run 
time complexity is made lineai ly |)i-()portiona.l to the problem size.
Recently, a. possil.>le improvinnent on the linea.i* algorithm is ])ro]>osed by 
Krishnamnrthy [51], bas('d on tin' observation tha.t a. lot of ties a.i*e encountered 
when selecting a component with th(‘ largest cell gain. A multi-level cell gain 
information look a.!iea.d is therefoi’e suggested for tie breaking.
More riM'.entl)^ , other ellicient min-ciit heni istic algoi ithms are pro])osed and 
results of such algorithms ai(‘ compai-a.bh' to tlie [n-evious ones [39, 46, 47]. The 
mentioned heuristic algoi ithms tric's to (ind a. solution whicii is good in qua.lity 
and witliout spending too much tinu' in Si'a.rcliing foi· this solution. Simulated 
annealing heuris(-ic.s can do Ix'tti'i· in (indiiig th(‘ final solution, though at the 
expense of more computation time.
Simulated annealing is a gems'al ¡nirpose ('oml)ina.torial o|)timization tech­
nique to determine the glol)al minimum of an ol)jective function [30]. Its char­
acteristic feature is the ability to ex|)loi’e the' con(igura.tion s])a.ce via configura­
tions tlia.t actually inci‘ea.s('s th(‘ cost function being minimized. A set of moves 
is selected, with which om» state of the coidigiira.tion space* ca,n be generated 
from another. In pi-actica.l applications to |)roblems such as standard cedi i)hux> 
ment in inte^grated circuit la.yoiit, simiilateel annexding gives excellent rei\sults at 
the expense of massive com|)uta.tion time. To remeely this ineiliciene'.y, Vcirious 
a])])re:)ache‘S have I)een pie)|)e)sed tha.t fall inte) thi’e*e* e'.ate*ge)i‘ie's: ])a.ra,llel imple- 
mentatie)iis of simulateel anne'aling [32], carednily e‘onti*olIed move gene*ration 
strategie^s [28, 34, 37, 41, 12, 48], and (‘ilicie'ut a.nnealing schedulers [36].
The mentioned works aie generally used for partitioning tlie VLSI circuit 
into diilerent partitions wil.h minimum intei*connections between them. Other 
works that do tlie physical |)la.cement a.fter the* partitieining or im])re>veis the 
])lcicement of a placed ciiciiit e*an be* Ibiinel in [29, 33, 35, 47].
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4.2 Partitioning Problem
Most ol the VLSI ])a.ititioiiing algorit-lims discvisscil in the pi'evious section, 
model the circuit as a. gra.pli or a. hyp(ngraph and transla,te. the prol.)lein into 
a pure graph ])artitioning proldc'in. Some of the mentioiuxl algorithms takes 
into considera.tion the pliysica.l |)iop(‘rties of VLSI circuits, l.)ut none of them 
considers tlie electiacal i)]-o|>ei ties of tli(‘ circuit. That is, one may consider the 
dependence's between the ('l(‘m(‘iits sındı that (dements coupled in the simulation 
of the electrical ludnivior of tin* ( irciiit, should l)e cou|)led while placing them 
on the silicon area.. Truly spc'aking, standard cell phnamumt algorithms can be 
considered as a.lgorithms that a.i(‘ taking eh'ctrical |)i*operti(\s into account, l)ut 
this is not tin' ('a.se in the ])la.cemeiit of full custom designs.
Reca.lling that most of the coiiva'iitiona.l a.lgorithms view tlie VLSI circuit 
as a hy])ei*gra.])h, wlu're cells oi‘ modules are the vertices of the hypergi‘a.])h and 
connections I)etwe(Mi thos(' cedis as tin' hy|)(*i’ edge's oi· ned.s, a.nd de(ine\s the 
mill-cut i)ai‘titioning |)roblem as finding a partition of the^  set of cells into two 
lilocks A and II such that the numl)er of nets which ha.ve^  cells in Iioth blocks 
is minimal. A user spe'ediiesl bala.iiediig (‘ril.e'idon can be' used to deteirmine the 
sizes of the jnartitions. Laedi ce'll oi* module may be a. standard cell or macro 
cell if semi-custom decsigiis are nse'd, or a groui) of transistors if full custom 
d(:isigns are used. The ('[[¡cie'ncy and performance of the ])artitioning algorithm 
are pro])ortional to the nnmlx'r of ve'itices and the nets in the hy])ergraph 
reprecsenta.tion of the given VLSI edreuit. Hence, de'creasing the numljer oi 
verticecs a.nd the numbei’ of nel.s is a. ci ucial issuer in partitioning for phicement. 
Various automated clustering se he'ines a.ie |)i*oposed in the literature [57, 34] 
for tliis ])ur|)ose. However, tdie'se sedie'ine's ai'e^  |)me gra.|)h tlieoi’ctic schemers and 
thciy do not ex|)loit the electidca.l jiropei-ties of the VH^ Sl circuit. As is de.'scrilied 
in the next section, we [iropose' an automated clustering sedierne ba.sed on the 
electrical proi^ertieis of thei given circuit.
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4.2.1 The proposed Clustering Approach
In this subsection we |)ro|)ose a. clustering sclieine tha.t can be eiliciently used 
in lorining clusters ol (‘lerneiits oi· (bVIOS transistors ¿is ])rei)rocessing stej) for 
the partitioning aJgoritlmi. The idea is (‘.xactly the same with tliat of node 
S]ditting a|)])roacli used in paititioiiiiig tlu' V'bSI (‘irciiit for siimila.tion.
Aga-in, we first represc'iit tlu* VLSI circuit by an undir(‘cted graph C  as 
defined in Section 3.2. Then we us(' the node s])litting algorithm defined in 
Section 3.3 to find the coniinoii-(:haiiii(Tcoimecte(l transistors of tlie circuit. 
That is we find the suli-blocks i]] J l ) ,  of tlu' cii-cuit Then
we directly find the hy|)ergrapli mod(‘l of l\\c |)artitioned circuit A^/, S)
by using the Net-list a.lgoiitlmi diTiKsl in figure 3.15. ( ‘onveiitional min-cut 
])artitioning algorithms can tlun lx‘ us('d on this li3'pergra.pli i‘e])resenting the 
clustered cii-cuit for finding a. good pla.cium'iit.
4.3 Theoretical and Practical Issues
The main aim of cliist('i iiig is to d(‘ci(‘as(‘ tli(' pioblcni siz(‘ for the |)a,rtitioning 
algorithm, wliile ensuring that the rc'siilts ai(' at Icxist as good as those without 
clustering. Clustering I’educes th(' numlx'r of entities that need to be moved 
from one pa.rtition to another. This ri'diices th('. searcli space l.)y reducing the 
degrees of freedom for tlie i)artitioning algorithm, since c(‘lls within a cluster 
are a part and we do not (‘onsider c('ll ('oniigui-a.tions in such clusters. In addi­
tion to a com])utation spec'd ii|), search eiliciency is achieved without a,fleeting 
the solution c|iiaJity. This follows by obsiu viiig that without clustering, the 
partitioning aJgoritlim will try to gioiip highly connected C('lls, so if one cell 
is selected to l)e a move, then otln'r cells would liave to sonudiow find its way 
close to tlie jiartition of the fiist ('ell. Scnau'aJ mov(*s would have to lie tried, 
hence more computa.tion is done by the partitioning algorithm.
Vov the |)ro])osed ('lust(U4ng algorithm, to sc'e th(^  differcuice lietween the
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cunoiiiit of com])uta.tion in non-cliist(ne(l ('iicnits a-nd dnst(M-ecl circuits, con­
sider a. ty|)ica.l cInstiM* as shown in I’dgnii  ^ 1.1. This fignie shows a common- 
connected-channel cluster ol (!M()S transistors olTained after the splitting ap-
Assuine that the av(‘rag(i nnnilx'i· of elements inside a cluster is n. And 
assume tliat the |)a.rtiti()iiing algorit hm is imphmu'iit.ed using the Fiduccia and 
MatİH;\yses [27] . Recall tha.t the com|)l('xity of this algorithm is 0 {P )  where 
P is tlie total nnml)er of pins in the circuit. In the case of no clustering, 
P = 3 M  since eacli traiisistoi* has exactly thi*ee ])ins connected to the nets
of the hypergra.])h. Wher(' M is the total nimd)er of (!MOS tra.nsistors in the
sincecircuit. On the othei* ha.ii(L if clust('i ing is us(‘d tlum P = ~  ··' +
each cluster has at most ?/ ga.t(‘ inputs in addition to Ui in])uts from in])ut nodes 
to the cluster. Note (-lia,t th(‘ a.verage valiu' of /d is considera.l)ly smaller than 
the iiuml)er of ti*ansistoi· gat(‘s in tlu' clusl,(‘rs, this scheme will l)e more clear 
in the next j^aragraphs. Exi)eiim('nta.l rc'sults showed tha.t tlie average size of 
each cluster is n = 10. Also the aviuage size of iii|)uts from input nodes Ui is 
al.)out 2 to 3. So it is ch'ar that tlu' a,v(*rage spc'ed u]) of the pro|)Osed scheme 
com])ared to tlu‘ conventional sdieiiK's is ~3. In fact the average speed up is
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greater llia.n this, I.)eca.nse in rea.l VLSI cl(‘sigii, each node is supplying in])iit 
to more tliaii one transistor ga.t(\ d'his causes the a.vei‘age ga.te inputs n' to be 
consideraldy less than n in the clustered circuit. This will be a])])roved by the 
experimental results discussed in tlu' next sc'ction.
While speeding u|) the computation time, we ha.ve to ensure that the com- 
plexity of the clustering algorithm is at most equal to the com])lexity of the 
])artitioning algorithm. This is eiisiir(‘d by our clustering sclieme as it was 
shown in Section 3.3.
Should the size of the clustc'is be large to combiiu‘ la.rge numl)er of cells, 
or small to contain only lew numb('r of c(‘lls. Larg(  ^ clusters lea.ds to a great 
reduction in the (¡l l^.I tinie foi' the |)artitioning a.lgorithm. But, this would 
aifect the solution quality, since th(‘ degrees of freedom are greatly reduced. 
Tlje pi‘0])osed clustering a.lgoi’ithm ('xploits tlie inherent clusters in the circuit 
wliile kee])ing the size of tlu' clusters i-(‘asonable so tha.t the solution quality is 
never alfected. iMirthermorcy ('Xpi'rinu'iital rc'sults shows that the sizes of the 
clusters are almost simihir to the sizes of the standa.rd cells in semi-custom 
design. Most of the testi'cl circuits have few diflVu'ent clust('r sizes, this will 
make it easier to do the physical placenu'iit and routing in th(^  layout of the 
VLSI circuit.
S])eeding u]) tlu' com|)uta.tions whih' im|)i‘oving the solution (|uality, is not 
the only axlvantage of the |)i‘oposed cliist('ring algorithm. In the following 
]:)aragi‘ai:)hs we will discuss the main advantages of the ])ro|)osed clustering 
scheme.
Since tli(^  clustering a.lgorithm is Invsi'd on the electrical |)roperties used in 
the simula.tion of VLSI cii’ciiits, exactly two types of interconnections l)etween 
the final ¡partitions can l>e found, na.nu'ly.
Input  Node Connectioms, Such connections ai’c^ liid<s IVom input nodoxs to a 
drain 01· source nodes of a. (TIGS ti*a.nsistor. So ea.ch cluster will have at most 
|A^/| connections from input nodes. Such links have currents gi‘ea.ter than zero 
and should have a s|:)ecilied line widths in the pliysical layout ol the circuit.
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Usiiall} ,^ sudi lines a.i-e nu'la.l liiK's and are phicinl at the l o^rder.s of tlie silicon 
area. Some clusttn's will Inive some input liid<s from in])iit nodes connected to 
a gate node Na ol a. CMOS tra.nsistoi·, this links will l>e considered to be in 
tlie second connection t\/pe.
G a te  Node Connect ions, all othcM* connections between partitions are inputs 
to gate nodes ol CMOS ti’a.nsis(,oi*s. Such connections ha.ve low currents, hence 
in the routing |)ha.S(' ol tlu‘ layout of tiu' circuit there may l)e no need to use wide 
metal lines. Ibuice, tliis may (h'crea.se th(‘ lout.ing a.re<i of the chi]). However, 
In real VLSI layout, tlu‘ width of such iiitei*conne('tion lines also de|)ends on 
the fan-out of tlu^  node (hiving t he ga.t(‘s.
Another im|)ortant advantage ol tlu^  |)io|)Osed clustering aJgorithm is tlnit 
it guarantees the' adjacency ol similar dillusions. To make this clea.]·, assume 
that in the conventional partitioning a.lgoiathm, two connect(‘d transistors are 
lound to be in two diihnxMit |)artii.ions and that the connection Wwk Ixdwiuui 
their source a.nd drain nodes is in the (Uit sc't as shown in h^giire d.2(a.). Then 
in the ])hysical layout, tlu'ie will b(‘ two dilfei’ent dilfusions for each of the 
transistors connected by a. nu'ta.l Wwk, this tak(\s more sj)ace in the layout area 
as shown on the right part of the same liguie. On the contrary, the ])roposed 
clustering algoritlim |)rev(‘iits the cut (.o pass through the connection of the 
source and drain nodes of the two transistors since tlnyy a.re common-channel 
connected. This case is (‘xplainc'd in pai-t (b) of Figure 4,2 together with the 
physical layout of the transistors. Of coai'se this slioidd not l)e the case when 
one of the transistors is ■p-channcl and tlie other is n-chaund. Unfortunately, 
the pro|)osed clustering algorithm is l)lind and can not diiferentiate betwcxni 
such cas(\s in the curmiit vei'sion. Modilications to the algoritlim can be done 
to detect such cases, or tlu^  detection can l)e left to the physical placement of 
the clustered cells.
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Figure 4.2. Layout of two traiisi.stor.s.(a.) With (’ouventioiial partitioning. (L) 
Pa.rtitioiiing with clu.steriiig.
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Table 4.1. Comparing the FM and the CFM results. The algorithms were 
tested on 9 real problem instances.
PROBLEM FM PARTITIONING CFM PARTITIONING ¡1 DIFF.
M l /^l K V \E\ CS LI T{Sec) K \Ec\ CS LI T{Sec) %D SU
102 4 102 64 6 2.0 0.2 25 25 5 1.9 0.1 17 2.0
114 12 114 68 7 5.3 0.3 26 20 4 5.2 0.1 42 3.0
122 11 122 76 8 6.6 0.3 33 37 7 4.9 0.1 13 3.0
176 10 176 97 12 3.5 0.4 63 51 9 2.3 0.2 25 2.0
414 20 2 414 226 11 15.4 0.7 72 67 10 5.3 0.2 9 3.5
770 37 770 373 12 1.3 1.3 230 213 7 0.3 0.4 42 3.3
2560 6 2560 1541 9 0.3 7.5 518 518 7 0.0 1.9 22 3.9
4616 138 4616 2445 40 0.3 1S.5 792 783 43 0.2 3.5 -1 5.3
11036 17 11036 6264 119 0.3 92.5 2051 1976 92 0.2 20.2 23 4.6
122 11 122 76 25 31.1 0.5 33 37 22 22.1 0.3 1 12 1.8
176 10 176 97 27 20.4 0.6 63 51 22 7.1 0.3 1 19 2.0
414 20 414 226 27 19.9 1.1 '2 67 20 12.5 0.4 26 2.8
770 37 4 770 373 39 2.8 2.4 230 213 19 0.5 0.8 1 51 3.0
2560 6 2560 1541 27 0.8 12.8 1 518 518 23 0.0 2.9 15 4.4
4616 138 4616 2445 100 0.5 26.5 792 783 89 0.6 4.7 11 5.6
11036 17 11036 6264 230 0.4 ] M T \ 2051 1976 190 0.3 26.1 17 5.2
414 20 414 226 4o 36.1 1.8 72 67 38 22.5 0.7 16 2.6
770 37 770 373 80 8.3 3.2 1 230 213 39 l.i 1.4 51 2.3
2560 6 8 2560 1541 58 0.8 n X \ 518 518 56 0.0 3.9 4 4.5
4616 138 4616 2445 178 0.9 35.5 j 792 783 146 2.2 6.3 18 5.6
11036 17 11036 6264 345 0.4 165.4 1 2051 1976 290 0.9 29.6 1 16 5.6
2560 6 2560 1541 117 1.9 21.20 1 518 518 116 0.0 5.2 1 0 4.1
4616 138 16 4616 2445 255 4.3 46.50 792 783 221 4.5 7.9 1 13 5.9
11036 17 11036 6264 555 0.7 194.60 1 2051 1976 458 1.4 34.4 18 5.7
11036 17 32 11036 6264 905 0.9 205.50 2051 1976 655 4.1 37.8 28 5.4
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Table 4.2. Comparing the SA and the CSA results. The algorithms were tested 
on 9 real problem instairces.
PROBLEM .SA PARTITIO.NING CSA PARTITIONING DIFF.
M |V>| K V 1 1^ CS LI T{Sec) Rc \Ec\ CS LI T(Sec) 7oD SU
102 4 102 64 6 2.0 60.4 25 25 5 1.9 17.4 17 3.5
114 12 114 (¡8 6 5.3 3.2 26 20 3 5.2 17.3 42 4.1
122 11 122 76 8 3.2 72.5 33 37 7 1.6 23.5 13 3.1
176 10 176 97 11 12.5 57.3 63 51 8 11.4 17.2 27.2 3.4
414 20 2 414 226 9 9.2 327.7 72 67 6 13.1 57.7 33.3 5.7
770 37 770 373 12 10.1 779.8 ! 230 213 6 0.3 238.2 50 3.3
2560 6 2560 1541 24 10.0 6720.9 518 518 15 3.1 435.9 37.5 15.5
4616 138 4616 2445 72 9.9 24404.1 792 783 33 10.0 910.9 54 26.8
11036 17 11036 6264 155 10.0 180157 2051 1976 72 7.6 6.521 53 27.6
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4.4 Implementations and Results
In this section, we coni|)are the conventional partitioning methods witli the 
clustered partitioning methods. VVc- have imidemo'iited the clustering algorithm 
proposed in s<x:tion '1.2.1.
We have also irnplemenl.ed the thdiiccia. and Matheyses [27] (FM) heuristic 
and we used it in paiditioning the circuit by first constructing the Net-list of 
the VLSI circuit, d'he N('t-lists ai(‘ constnicted using the algorithm proposed 
in Figure 3.15. In this case each Idock is considered to have exactly one ele­
ment inside it connected t.o at most three did'erent nets or hyper edgois. We 
also constnicted the Net-lists ol the clusti'red circuil, a.nd used the sa.me ])ar- 
titioning algorithm to |)artition iJie clustered circuit, we called this method 
(CFM). Results in the (Ih^ M wei'e superior to those in the conventional FM. 
The avera.ge computation s|)e('d u|) is si -1 on the average, and tlie cut-size is 
~ 20% l(:'ss. d5d)le Tl shows l.ln^  results (d (i dilleriMit rea.l VliSI circuit tlesigns 
using both methods. Results were aveiaged over 30 times, with a random ini­
tial configuration for each time. In this ta.l)h', V  and E  denotes the inmdrer of 
vertices and nets of the hypcMgraph r<'pr('S(!nting the' original circuit. Ahso, % 
and Ec denotes the number of vei l.ices and nets of the hyi e^rgra.])!) representing 
the clustered circuit. Note that, Iroth V]. and E^ are considerably smaller than 
V  and E  respectively, d'he pvreeni Load Imbalance ratio (Ы) is defined as.
LI IF,,
2 'И 11 /,
c 100% ( T l )
(I IH/
As can be seen from the table, the LI for Ch'M is in general better than the 
LI for the conventional FM method.
e -'1.2 shows the resuli.s for both the conventional simulated annealing 
(SA) and the clustered simulated annealing (OSA) methods. 'Those results are 
sliown for 2-way ])artitioning oidy. Once again the ])erformance of the CSA is 
l)etter than that ol (U)nv('nl ional ,SA.
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Previous resull;s sliows that, (lie |)ioposed clustering inetliod can be effi­
ciently used in the ])artitioning of VLSI ciicnits in the full custom designs as 
a CAD tool in solving tlie |)la.cement |)roblem of VLSI layout.
5. CONCLUSIONS
Partitioning tlie riirnit into .siib-rii('iiits or l)lorks grecitly reduces the compu­
tation time ol the solution ol tli(‘ simulation jU’oeess while using less memory 
s])ace. Node Splitting ( NS ) is tiu' imd(‘i-|ying l>asis for ])artitioning of large 
integrated circuits into si '^ e^ral, more' nianng('a.l)l(',siil)-circiiits to enlnince com­
puter simulation eiiici('ncy. In (.his work, ])artitioning algorithms based on the 
NS way can l)e used at th(‘ outsc't as a. |)r('|)i4)cessing step for the simulation 
tool being built in the l]l·] l)(‘partment at Hilkent Universi(.y, I^L-AWE. The 
proposed partitioning algorithm ex|)loits th(' inhereiit ])artitions or sid)-blocks 
in tile circuit.
In cha.|)ter 2 of this thesis, we rendi'wed the basic conce|)ts of gra.])h tho o^ry 
since the core of this work was based on thos(‘ conce|)ts. (,/ha])ter 3 starts by 
defining the pai-titioning proldem foi' simulation. Section 3.2 shows how to 
represent the circuit l)y an iindir('cl.('(l graph. d1i(' iii|)ut node s])litting of this 
graph is done to exploit the iidieient cliist(M‘s of common-cha.nuel connected 
transistors in th(‘ circuit. 'The gra|)h repies('.ntation of the circuit is then com- 
])leted l.)y adding the inpiit/uiitpiil. inl.(‘i'd('peiidencies lietwc e^n the blocks of the 
circuit, hence the digraph mochd lepi-esenting the clustered circuit were con­
structed. kdiidiiig the SCXks of the digi*a|)h i*epi*esenting the |)artitioned circuit 
is then constructed hy condinsing the blocks that have feed-l)a.ck ])aths. Lev­
eling and grou])ing of tlios(' SCXIs is also considered. Also solving the problem 
of very large S(X!s is discussed in d(‘(.ails in the same clnipter.
Section 3.5 shows tlie ('xperimeiita.l ı·(^ sull.s after ¡m|)l(mienting the ])ro|)osed 
partitioning algorithm. Once again, il. is difficult to confiian (.he a.cce])tability
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of the results sliovvn siiic(' tli(^  |)ar( itioiu'd (•¡rciiits is not yet tested in tlie 
simulation ])hase. dlie time taken in partitioning tlu^  VLSI circuits is negligil)le 
comi)ared to the time taken in the simulation ])liase and will never cause any 
overhead in the simuhition of th(‘ pa.i titioiu'd circuits.
Pa.i’titioning VIjSI cii’ciiits is not only iisi'd for s|)eeding tlu' simida.tion ])ha.se 
in the design |)ro('ess, but also it aris(\s in various aspects of Vi.SI d(\sign 
automa.tion. It has diiect applications in the |)lacement of components during 
tlie layout ])rol.dem of tlu' VI.SI circuii-s.
In our work, we a.r(‘ making nsc' ol tlu' partitioning algorithms u s (m.1 in the 
simulation |)гоЫет and with small modifications we are doing a |)re|)rocess- 
ing step to fonn clusters of ehanc'iits ( (•()i)]nu)ii-channel-connected elements ). 
Then w(i showed that l>y using wr.W known luni'istics, such as Kernighan-Lin 
and Simulated AniKvding, a |)artitioning can bc' done on those clusters. The 
results with tliis method have' Ь(Ч'п siijx'rior to those with th(‘ conventional im- 
])lementa.tions as shown in section T 1. Vov real data, (with sizes ranging from 
400 to 1 1500 ti'ansistors), we have ol)serv(‘d a. fa-ctor of ~ 4 s|)eed-u]) in CPU 
time, togetlier with ~ 20% improvenuMit in th(‘ cut siz(\ Other a.dva.nta.ges of 
the ])ro])osed cliistiunig nu'tliod civc discuss(Ml in section T*L P.X|)erimental re- 
svdts show tliat tlu' |)ropos('d algoi ithms ciui be eflici('iitly used in VLSI circuit 
l)artitioinng for simulation and |)lac('ment.
The interlace l)etween the simida.tion and |)artitioning algorithm can be the 
next step to finish this work. U|)on the finishing of the whole simulation tool 
together with tlu' |)ai*titioning algorithm, th(‘ same simula.tor will lie considered 
for ])ara.lleliza.tion a.s a fiitiiii' work.
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